[1]GRECU C,PANDE P,IVANOV A,et al.BIST for network-on-chip interconnect infrastructures[C].Proceeding of 24th IEEE VLSI Test Symp,2006:6-35.
[2]ADAMS D R.High performance memory testing-design principles,fault modeling and selftest[M].Ult USA:Kluwer Academic Publishers,2003.
[3]PANDE P P,GANGULY A,FEERO B,et al.Design of low power and reliable networks on chip through joint crosstalk avoidance and forward error correction coding[C].Proceeding of 21st IEEE Int'l Symp.Defect and Fault Tolerance in VLSI Systems,2006:466-476.
[4]赵建武,师奕兵,王志刚.片上网络FIFOs的内建自测试方法研究[J].仪器仪表学报,2009,30(8):1768-1772.
[5]McCluskey E J.Builtin selftest techniques[C].Proceeding of IEEE Council on Electronic Design and Automation,1985:21-28.
[6]KUIKEN O J,ZHANG X,KERKHOFF H G.Built-in self-diagnostics for a noc-based reconfigurable ic for dependable.beamforming applications[C].Cambridge USA:IEEE International Symp on Defect and Fault Tolerance in VLSI.Systems(DFT08),2008:45-53.
[7]蒋明,孟铃珊.一种对片上网络中Mesh结构的改进策略及路由算法[J].计算机科学,2012,39(6):40-43.
[8]许川佩,任智新.基于FPGA的NoC路由节点的设计[J].微电子学与计算机,2012,29(8):53-57.
[9]DONFERENCEEKKER R,BEENKER F,THIJSSEN L.Fault modeling and test algorithm development for static random access memories[C].IEEE Interational Test Conference,1988:343-351. |