[1]TOPOL A W,TULIPE DCLA,SHI L,et al,TULIPE D C LA,SHI L,et al.Three-dimensional integrated circuits[J].IBM Journal of Research and Development,2006,50(4):491-506.
[2]RAHMANI A M,LATIF K,LILJEBERG P,et al,Research and practices on 3D networks-on-chip archirectures[C].Proceeding of Norchip,2010:1-6.
[3]JIANG Peng,YAO Lei,HAO Yue.Through-silicon via (TSV) capacitance modeling for 3D NoC energy consumption estimation[C].IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT),2010 10th,2010:815-817.
[4]XIN Jing,Takahiro Watanabe.An efficient 3D NoC synthesis using genetic algorithms[C].TENCON 2010-2010 IEEE Region 10 Conference,2010:1207-1212.
[5]许川佩,李素娟.基于云量子进化算法的NoC资源内核测试优化研究[J].微电子学和计算机,2013,30(12):117-120.
[6]欧阳一鸣,刘蓓,齐芸.三维片上网络测试的时间优化方法[C].合肥:第六届中国测试学术会议,2010.
[7]COTA E,ZEFERINO C,KREUTZ M,et al.The impact of NoC reuse on the testing of core-based systems[C].VLSI Test Symposium,2003:128-133.
[8]LIU Chunsheng,ERIKA C,HAMID S,et al.Test scheduling for Network-on-Chip with BIST and precedence constraints[C].International Test Conference,2004:1369-1378.
[9]侯绪彬.基于云进化算法的NoC测试规划[J].电子科技,2013,26(9):1-3.
[10]张光卫,何锐,刘禹,等.基于云模型的进化算法[J].计算机学报,2008,31(7):1082-1091.
[11]李德毅,李常昱,杜鹢,等.不确定性人工智能[J].软件学报,2004,15(9):1583-1592.
[12]李国柱.基于云模型的实数编码量子进化算法[J].计算机应用,2013,33(9):2550-2552,2569. |