[1]Chang J L,Onur M,Veynu N,et al.Prefetch-aware memory controllers [J].IEEE Transaction on Computers,2011,60(10):1406-1430.
[2]张丽媛,章军,陈新华.三种SoC片上总线的分析与比较[J].山东科技大学学报:自然科学版,2005,24(2):65-69.
[3]Aeroflex Gaisler.Dual-core Leon3-FT SPARC V8 processor GR712RC data sheet[M].USA:Aeroflex Gaisler,2014.
[4]Aeroflex Gaisler.Quad-core Leon4 SPARC V8 processor Leon4-N2X data sheet and user's manual[M].USA:Aeroflex Gaisler,2013.
[5]Xiaowen C,Shuming C,Zhonghai L,et al.Cooperative communication based barrier synchronization in on-chip mesh architectures[J].IEICE Electronic Express,2011,8(22):1856-1862.
[6]Xilinx Conpration.UG070 Virtex-4 user guide[M].USA:Xilinx Conpration,2007.
[7]杨海涛,苏涛,巫幪.基于FPGA的SDRAM控制器的设计和实现[J].电子科技,2007,20(1):8-12.
[8]陈明义,连帅军,周建国.基于FPGA的FLASH控制器系统设计及实现[J].电子科技,2008,21(7):11-16. |