Electronic Science and Technology ›› 2022, Vol. 35 ›› Issue (4): 8-13.doi: 10.16180/j.cnki.issn1007-7820.2022.04.002

Previous Articles     Next Articles

Design of Ternary Logic-in-Memory Based on RRAM Dual-Crossbars

Weiyi LIU,Yanan SUN,Weifeng HE   

  1. School of Electronic Information and Electrical Engineering,Shanghai Jiao Tong University, Shanghai 200240,China
  • Received:2020-11-26 Online:2022-04-15 Published:2022-04-15
  • Supported by:
    National Nature Science Foundation of China(61704104)


Implementing logic within RRAM crossbar is an attractive approach to overcome the memory wall in conventional Von Neumann architecture. Ternary logic can reduce the number of logic operations and enhance the computation speed compared to binary logic. In this study, a ternary logic-in-memory scheme is proposed based on the RRAM dual-crossbar structure, in which the inputs and outputs are represented by the multi-level cells of RRAMs. Two ternary logic gates and one binary logic gate are supported in the proposed structure to effectively increase the computation speed. Experimental results show that the operation steps of the ternary logic-in-memory adder are reduced by up to 68.84%, as compared with previously published binary logic-in-memory designs. The energy consumed by the ternary logic-in-memory adder is also reduced by 33.05% when compared with previously published IMPLY-based design.

Key words: ternary logic-in-memory, memory wall, resistive random-access memory, RRAM crossbar, multi-level cell, hybrid CMOS-MLC, ternary adder, carbon nanotube transistors

CLC Number: 

  • TN47