基于FPGA的MPSK信号实时解调系统设计

doi:10.16180/j.cnki.issn1007-7820.2025.06.011

Abstract

Abstract:

In view of the five kinds of phase shift keying signals, namely BPSK(Binary Phase Shift Keying), QPSK(Quadrature Phase Shift Keying), PI/4-QPSK(PI/4-Quadrature Phase Shift Keying), OQPSK(Offset Quadrature Phase Shift Keying) and 8PSK(8 Phase Shift Keying), a design algorithm of real-time online demodulation system with configurable parameters based on FPGA(Field Programmable Gate Array) is proposed. The intermediate frequency signals with different configuration parameters and modulation type can be processed using the same pre-processing structure, then they can be demodulated separately based on the different characteristics of the signals to obtain the constellation data and demodulated symbols. The fixed-point simulation of each module in the algorithm is completed on the MATLAB platform. The FPGA algorithm is developed on the Vivado platform using Verilog language, and the simulation verification is carried out for each module and the total project with Modelsim software. Five modulation types of signals are generated using Rohde & Schwarz SMBV100B signal generator, and the signals are collected using the ADRV9009 and the AMD 7 Series xc7vx690tffg1157-2 chip for on-board testing. The test results show that the demodulation system can complete the demodulation function of five kinds of MPSK(Multiple Phase Shift Keying) signals. Compared with traditional design structure, the proposed algorithm structure saves hardware resources.

Key words: multiple phase shift keying, intermediate frequency signals, real-time demodulation, dynamic configuration, Verilog, FPGA, MATLAB fixed-point, Modelsim simulation

CLC Number:

TN911

ZHANG Zhaoru, LIU Sheng, LIU Shigang. Design of MPSK Signal Real-Time Demodulation System Based on FPGA[J].Electronic Science and Technology, 2025, 38(6): 74-81.

Figures/Tables 18

Figure 1.

Figure 2.

Figure 3.

Table 1.

Figure 4.

Figure 5.

Figure 6.

Figure 7.

Figure 8.

Figure 9.

Figure 10.

Figure 11.

Figure 12.

Figure 13.

Figure 14.

Figure 15.

Figure 16.

Figure 17.

References 19

[1]	Xie J, Wang K, Huang R C. Design and implementation of multiple signal demodulation device based on FPGA[J]. Journal of Physics: Conference Series, 2023, 58(1):1-4.
[2]	黄浩. 卫星通信高效率调制解调器的实现[D]. 成都: 电子科技大学,2021:25-38.
	Huang Hao. Research and implementation of wideband high resolution frequency synthesizer[D]. Chengdu: University ofElectronic Science and Technology of China,2021:25-38.
[3]	黄河. 一种中频接收机QPSK解调器的设计[J]. 电子世界, 2021(14):198-199.
	Huang He. A design of a QPSK demodulator for an intermediate frequency receiver[J]. Electronics World, 2021(14):198-199.
[4]	胡乘龙. MPSK/MAPSK信号盲解调方法研究[D]. 成都: 电子科技大学,2021:8-18.
	Hu Chenglong. Research on blind demodulation method of MPSK/MAPSK signal[D]. Chengdu: University of Electronic Science and Technology of China,2021:8-18.
[5]	Bhowmik S S, Bhowmik B B. Optical 8 PSK generation by cascading squared and rectangular QPSK using microring modulators[J]. Fiber and Integrated Optics, 2019, 38(6):362-368.
[6]	刘凡. 基于FPGA的QPSK调制解调系统设计与实现[D]. 南京: 南京邮电大学,2017:31-37.
	Liu Fan. FPGA-based QPSK modulation and demodulation system design and implementation[D]. Nanjing: Nanjing University of Posts and Telecommunications,2017:31-37.
[7]	冯雪峰, 禹永植. DQPSK调制解调系统的FPGA实现[J]. 南京师范大学学报(工程技术版), 2021, 21(2):34-39.
	Feng Xuefeng, Yu Yongzhi. FPGA implementation of DQPSK modulation and demodulation system[J]. Journal of Nanjing Normal University(Engineering and Technology Edition), 2021, 21(2):34-39.
[8]	黄崇宇, 罗义军, 李劲. 基于FPGA的多信源可变速率通信系统[J]. 仪表技术与传感器, 2023, 59(6):83-87.
	Huang Chongyu, Luo Yijun, Li Jin. Multi-source variable rate communication system based on FPGA[J]. Instrument Technique and Sensor, 2023, 59(6):83-87.
[9]	包佳立. 基于FPGA的全数字卫星通信调制解调系统[D]. 南京: 南京林业大学,2023:60-66.
	Bao Jiali. All digital satellite communication modulation and demodulation system based on FPGA[D]. Nanjing: Nanjing Forestry University,2023:60-66.
[10]	李宇. 通信综测仪通用解调器设计[D]. 绵阳: 西南科技大学,2023:64-76.
	Li Yu. Design of general demodulator for communication integrated measuring instrument[D]. Mianyang: Southwest University of Science and Technology,2023:64-76.
[11]	衡园, 吴建成, 杨志军. 基于FPGA的控制算法定点化设计[J]. 广东工业大学学报, 2020, 37(3):55-58.
	Heng Yuan, Wu Jiancheng, Yang Zhijun. A fixed-point design of control algorithm based on FPGA[J]. Journal of Guangdong University of Technology, 2020, 37(3):55-58.
[12]	Floyd M. A BPSK/QPSK timing-error detector for sampled receivers[J]. IEEE Transactions on Communications, 1986, 34(5):423-429.
[13]	Floyd M. Interpolation in digital modems-part I:Fundamentals[J]. IEEE Transactions on Communication, 1993, 41(3):501-507.
[14]	胡婉如, 王竹刚, 梅如如, 等. 高速并行Gardner算法设计与实现[J]. 国防科技大学学报, 2023, 45(2):95-104.
	Hu Wanru, Wang Zhugang, Mei Ruru, et al. Design and implementation of high speed parallel Gardner algorithm[J]. Journal of National University of Defense Technology, 2023, 45(2):95-104.
[15]	万嘉骏, 岳春生, 孙红胜, 等. 一种面向短时突发信号的高精度同步方案设计[J]. 电子科技, 2022, 35(5):66-73.
	Wan Jiajun, Yue Chunsheng, Sun Hongsheng, et al. A high-precision synchronization scheme design for short-term burst signals[J]. Electronic Science and Technology, 2023, 35(5):66-73.
[16]	Li Y Y, Shi X S, Zhan J, et al. A carrier synchronization lock detector based on weighted detection statistics for APSK signals[J]. Electronics, 2022, 12(1):119-119.
[17]	李非, 肖琨. 一种改进数字COSTAS环在载波同步中的研究[J]. 信息技术, 2020, 44(10):12-18.
	Li Fei, Xiao Kun. Research on improved digital COSTAS loop in carrier synchronization[J]. Information Technology, 2020, 44(10):12-18.
[18]	李望. 数字通信系统的载波同步技术研究与实现[D]. 西安: 西安电子科技大学,2022:7-20.
	Li Wang. Research and implementation of carrier synchronization technology in digital communication system[D]. Xi'an: Xidian University,2022:7-20.
[19]	Xing X, Wang W. A new recursive trigonometric technique for FPGA-design implementation[J]. Sensors, 2023, 23(7):1-9.

资源	使用个数	总个数	利用率/%
LUT	23 628.0	433 200	5.45
LUTRAM	2 870.0	174 200	1.65
FF	29 486.0	866 400	3.40
BRAM	87.5	1 470	5.95
DSP	468.0	3 600	13.00

Design of MPSK Signal Real-Time Demodulation System Based on FPGA

RichHTML

PDF (PC)

Like

Knowledge

Abstract

Cite this article

share this article

Figures/Tables 18

References 19

Related Articles 15

Metrics

Comments

Recommended 0

[1]	YAO Xiaochen, XU Yang, ZHENG Qibin, BU Zhaohui, TANG Gaoming, CUI Haipo. Random Synchronization Error Correction Circuit Based on FPGA-TDC [J]. Electronic Science and Technology, 2025, 38(6): 9-15.
[2]	GUO Shuangxi, TAN Xunqiong, BAI Chuang. UVM Verification of BSU Arithmetic Unit in R-DSP [J]. Electronic Science and Technology, 2025, 38(5): 15-21.
[3]	WEN Jinlong, SHI Wei, HU Dingyu, LIAO Aihua. Design of Audio Acquisition System for Acoustic Camera Based on FPGA [J]. Electronic Science and Technology, 2025, 38(4): 66-72.
[4]	JIANG Shaoxiang, YU Shenglin, MA Jinlong, WU Chubin. Positive High Voltage Charge Pump Applied to Flash-Based FPGA [J]. Electronic Science and Technology, 2025, 38(3): 75-81.
[5]	LIU Zhengqiang, HONG Xujian, SUN Weihong. Handshake Protocol Design of Transceiver Module Based on FPGA High-Speed Serdes Interface [J]. Electronic Science and Technology, 2025, 38(3): 82-87.
[6]	FU Mannan, CHEN Suting, XIE Weikun, LIN Xiaohui. An Automatic Test Method for FPGA Interconnect Resource Based on An Improved EK Algorithm [J]. Electronic Science and Technology, 2025, 38(2): 10-16.
[7]	YE Xiangyu, LIN Xiaohui, DING Jiangqiao, XIE Weikun. Total Jitter Prediction Method of FPGA Embedded High-Speed Interface Based on Optimized BPNN [J]. Electronic Science and Technology, 2025, 38(2): 70-77.
[8]	FANG Yingli, FANG Yuming. Research on AES and ECC Algorithm Image Encryption Based on FPGA [J]. Electronic Science and Technology, 2024, 37(6): 92-97.
[9]	DING Kai,RAO Junfeng. Research on MHz High Voltage Pulse Power Supply [J]. Electronic Science and Technology, 2024, 37(2): 69-75.
[10]	LAN Wei,HAN Yanzhe,HU Xiao. Design of Gigabit Ethernet Port Communication Based on FPGA [J]. Electronic Science and Technology, 2024, 37(1): 48-54.
[11]	FU Yizhao,LI Zi. Marx Pulse Source with Multistage Resonant Charging [J]. Electronic Science and Technology, 2024, 37(1): 9-16.
[12]	CAO Hongfang,WANG Xiaolei,DU Gaoming,LI Zhenmin,NI Wei. Design and FPGA Implementation of Dehazing Based on Channel Difference Model and Guided Filtering [J]. Electronic Science and Technology, 2023, 36(8): 1-6.
[13]	LUO Xin,FENG Wu,SUN Weijie,LIU Maliang. Design of Multifunctional Array Signal Processing System Based on FPGA [J]. Electronic Science and Technology, 2023, 36(3): 1-6.
[14]	ZHAO Yingxiao,SU Yang. Design of A Multi-Channel Radar Echo Playback System Based on FPGA [J]. Electronic Science and Technology, 2023, 36(2): 1-7.
[15]	CHENG Biqian,LIU Guangzhu,XIAO Hao. Improved Montgomery Modular Multiplication Algorithm and FPGA Implementation [J]. Electronic Science and Technology, 2022, 35(7): 58-63.