基于FPGA数据流控制动态可重构的实现

Abstract

Abstract:

This paper is based on the data stream which is downloaded to FPGA to control the digital circuit.The microcomputer controls the data flow by the genetic algorithm to achieve programming allocation for FPGA and thus self-reconfiguration is achieved and the system is accorded the adaptive,self-organization and self-repairing properties.

Key words: FPGA;genetic algorithm;dynamic reconfiguration;microcontroller

CLC Number:

TN79

Cite this article

GONG Bei-Bei, REN Ai-Feng, HU Fang-Ming. Realization of Dynamical Reconfiguration Control Based on the FPGA Data Stream[J]., 2011, 24(3): 49-.

share this article

0
/ / Recommend

Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks

URL: https://journal.xidian.edu.cn/dzkj/EN/

https://journal.xidian.edu.cn/dzkj/EN/Y2011/V24/I3/49

References

［1］尚丽娜,徐新民.FPGA动态重构技术在算术逻辑单元中的应用［J］.电子器件,2007,30(3):365-368.

［2］南希,龚龙青,田卫,等.基于FPGA的动态可重构性系统设计与实现［J］.电路设计,2009(6):4-11.

［3］蔡启先,蔡洪波,黄晓璐,等.基于FPGA的动态可重构体系结构［J］.计算机应用,2006,26(7):1741-1743.

［4］Rafael Maestre,Fadi J Kurdahi,Milagros Fernández,et al.A Framework for Reconfigurable Computing:Task Scheduling and Context Management［J］.IEEE Transaction on VLSI Systems,2001,9(6):858-873.

［5］Auder Dehon.DPFA-Coupled Microprocessors［C］.Commondity Ics for the Early 21th century FCCM94,1994:10-13.

［6］孙肖子,张健康.专用集成电路设计基础［M］.西安:西安电子科技大学出版社,2003.

［7］宋泽明,陈文凯.基于FPGA的算术逻辑单元设计［J］.现代电子技术,2003(20):96-98.

［8］Handa M,Vemun R.Area Fragmentation in Reconfigurable Operating Systems［C］.The 14th International Conference on Field Programmable Logic and Aplications(FPL),Leuven,Belgium,2004:173-179.

［9］Zhong P,Martonosi M,Ashar P.FPGA-based SAT Solver Architecture with Near-Zero Systhesis and Layout Overhead［J］.IEE Proc.-Comput,Digit.Tech,2000,147(3):135-141.

Related Articles 15

[1]	TUN Yu-Hua, WANG Ke-Jian. Programmable Integrated Scanning Probe Conditioning Circuit Design [J]. , 2018, 31(1): 75-.
[2]	ZHOU Hang. The Realization and Research of Inertial Pulse Output Signal Measurement in the FPGA [J]. , 2017, 30(4): 15-.
[3]	GU Qiang. Simulation and Hardware Implementation of D/A Conversion in System View Environment [J]. , 2015, 28(5): 43-.
[4]	MENG Qi,ZHANG Jie,FAN Xiaoxing. Design of Hard Disk Storage Array of SATA SSD Based on PowerPC [J]. , 2015, 28(4): 111-.
[5]	YU Xin,LI Yuezhong. IBERT Applied in the Virtex-7's GTX Testing [J]. , 2015, 28(3): 91-.
[6]	WANG Junchao,WANG Hengliang. Design and Realization of RS422 Interface Circuit with Adjustable Parameters Based on FPGA [J]. , 2015, 28(2): 134-.
[7]	LI Xiaolong,MENG Lilin,SHAO Ruirui,ZHANG Xiaolei. Design of PCI Express Application Platform Based on FPGA [J]. , 2014, 27(12): 108-.
[8]	XU Fei,CHEN Jianchun,LI Yingxin. Implementation of Non-linear Frequency Modulation Signals Pulse Compression Based on FPGA [J]. , 2014, 27(9): 106-.
[9]	REN Zeyu,GUO Pengcheng,WANG Jianchao,LUO Dingli. Power Down Protection Design for F-RAM Based on FPGA [J]. , 2014, 27(7): 89-.
[10]	JIANG Zhengbin,ZHOU Jianwei,LI Dean,PENG Chongmei,YUAN Guoshun. Design and Implementation of ICE Debug Module IP Soft core [J]. , 2014, 27(5): 93-.
[11]	ZHANG Gang, JIA Jian-Chao, ZHAO Long. Design and Realization of DDR3 SDRAM Controller Based on FPGA [J]. , 2014, 27(1): 70-.
[12]	LI Cheng, LI Heng-Xing. System of Data Transmission Based on FPGA [J]. , 2014, 27(1): 81-.
[13]	SUN Ye,FANG Zhigang,CHEN Huizhao,HUANG Wei,ZHANG Ju. Study on Single Event Effects and Simulation Technology [J]. , 2013, 26(11): 89-.
[14]	ZHANG Kaisheng,CHEN Ming,ZHOU Zichao. Realization of RTOS μC/OS-II on FPGA [J]. , 2013, 26(10): 36-.
[15]	LIU Xin,ZHANG Caizhen,ZHANG Pan. Design of an Auto Ranging and Speed Limit System Based on SOPC [J]. , 2013, 26(10): 121-.

Metrics

Viewed

Full text

Abstract

Cited

Shared

Comments

Recommended 0

No Suggested Reading articles found!

Abstract
References
Related Articles
Metrics
Comments
Recommended

TOP

Realization of Dynamical Reconfiguration Control Based on the FPGA Data Stream

PDF (PC)

Like

Knowledge