[1]贝斯特.锁相环设计、仿真与应用[M].5版.北京:清华大学出版社,2007.
[2]ZHAO Wenhu,WANG Zhigong,ZHU En.A 3.125-Gb/s CMOS word alignment
demultiplexer for serial data communications[C].The 29th European Solid-State Circuits Conference,2003.
[3]CHANG K.A 16Gb/s/link,64GB/s bidirectional asymmetric memory interface cell[C].In Symposium on VLSI Circuits Digest of Technical Papers,2008:126-127.
[4]SCHMITT R,LAN H,MADDEN C,et al.Analysis of supply noise induced jitter in Gigabit I/O interfaces,presented at the IEC DesignCon[M].CA:Santa Clara,2007.
[5]Synosys Inc.HSPICEUser Guide:Simulation and Analysis[M].MA USA:Synosys Inc,2009. |