TMR+Scrubbing SRAM加固型FPGA辐照实验研究

Abstract

Abstract:

Satellite platform and payload are becoming increasingly dependent on the VLSI,especially on FPGA.As a signal processing core device,FPGA's SEE is concerned.In this paper,the two reinforcement methods of TMR and scrubbing are studied and verified by experiments.The use of different energy particles verifies the effectiveness of the method.The method can improve more than twice the performance of FPGA anti single particle according to the test results.

Key words: TMR;scrubbing;SRAM FPGA

CLC Number:

TN79

Cite this article

SUN Ye,CHEN Huizhao. Study on SEE Experiment of TMR+Scrubbing SRAM FPGA[J]., 2013, 26(10): 139-.

share this article

0
/ / Recommend

Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks

URL: https://journal.xidian.edu.cn/dzkj/EN/

https://journal.xidian.edu.cn/dzkj/EN/Y2013/V26/I10/139

References

［1］韩郑生.抗辐射集成电路概论［M］.北京:清华大学出版社,2011.

［2］PHILIPPE A,GREG A.Assessing and mitigating radiation effects in xilinx FPGA［M］.Pasedena,California:Propulsion Laboratory California Institute of Technology,2008.

［3］REED R.Implementation of a BPSK transceiver for use with the university of kansas agile radio:bachelor of science［D］.Kansas:University of Kansas,2004.

［4］辛明瑞,时晨,高德远,等.面向空间应用的片上系统集成技术研究［J］.微电子学与计算机,2006,23(6):194-197.

［5］段青亚,黄士坦,辛明瑞.空间单粒子故障容错设计的验证技术研究［J］.微电子学与计算机,2007,24(11):38-41.

［6］刑克飞,张传胜,王京,等.数字信号处理器抗辐射设计技术研究［J］.应用基础与工程科学学报,2006,14(4):572,578.

Related Articles 15

[1]	TUN Yu-Hua, WANG Ke-Jian. Programmable Integrated Scanning Probe Conditioning Circuit Design [J]. , 2018, 31(1): 75-.
[2]	ZHOU Hang. The Realization and Research of Inertial Pulse Output Signal Measurement in the FPGA [J]. , 2017, 30(4): 15-.
[3]	GU Qiang. Simulation and Hardware Implementation of D/A Conversion in System View Environment [J]. , 2015, 28(5): 43-.
[4]	MENG Qi,ZHANG Jie,FAN Xiaoxing. Design of Hard Disk Storage Array of SATA SSD Based on PowerPC [J]. , 2015, 28(4): 111-.
[5]	YU Xin,LI Yuezhong. IBERT Applied in the Virtex-7's GTX Testing [J]. , 2015, 28(3): 91-.
[6]	WANG Junchao,WANG Hengliang. Design and Realization of RS422 Interface Circuit with Adjustable Parameters Based on FPGA [J]. , 2015, 28(2): 134-.
[7]	LI Xiaolong,MENG Lilin,SHAO Ruirui,ZHANG Xiaolei. Design of PCI Express Application Platform Based on FPGA [J]. , 2014, 27(12): 108-.
[8]	XU Fei,CHEN Jianchun,LI Yingxin. Implementation of Non-linear Frequency Modulation Signals Pulse Compression Based on FPGA [J]. , 2014, 27(9): 106-.
[9]	REN Zeyu,GUO Pengcheng,WANG Jianchao,LUO Dingli. Power Down Protection Design for F-RAM Based on FPGA [J]. , 2014, 27(7): 89-.
[10]	JIANG Zhengbin,ZHOU Jianwei,LI Dean,PENG Chongmei,YUAN Guoshun. Design and Implementation of ICE Debug Module IP Soft core [J]. , 2014, 27(5): 93-.
[11]	ZHANG Gang, JIA Jian-Chao, ZHAO Long. Design and Realization of DDR3 SDRAM Controller Based on FPGA [J]. , 2014, 27(1): 70-.
[12]	LI Cheng, LI Heng-Xing. System of Data Transmission Based on FPGA [J]. , 2014, 27(1): 81-.
[13]	SUN Ye,FANG Zhigang,CHEN Huizhao,HUANG Wei,ZHANG Ju. Study on Single Event Effects and Simulation Technology [J]. , 2013, 26(11): 89-.
[14]	ZHANG Kaisheng,CHEN Ming,ZHOU Zichao. Realization of RTOS μC/OS-II on FPGA [J]. , 2013, 26(10): 36-.
[15]	LIU Xin,ZHANG Caizhen,ZHANG Pan. Design of an Auto Ranging and Speed Limit System Based on SOPC [J]. , 2013, 26(10): 121-.

Metrics

Viewed

Full text

Abstract

Cited

Shared

Comments

Recommended 0

No Suggested Reading articles found!

Abstract
References
Related Articles
Metrics
Comments
Recommended

TOP

Study on SEE Experiment of TMR+Scrubbing SRAM FPGA

PDF (PC)

Like

Knowledge