一种通用雷达信号处理系统的硬件设计

Abstract

Abstract:

A design of universal radar signal processor is proposed with great data storage capacity and high-speed ADC,high-performance DSP+FPGA as the core.Highly integrated,easy to be reconstructed,and highly adaptable to algorithms,this platform can shorten the development period of new radars.

Key words: common radar;signal processing;hardware design

CLC Number:

TN957.51

Cite this article

ZHOU Jie,LI Xiaojuan,ZHANG Wei,QUAN Yinghui. Hardware Design of a Universal Radar Signal Processor[J]., 2013, 26(5): 91-.

share this article

0
/ / Recommend

Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks

URL: https://journal.xidian.edu.cn/dzkj/EN/

https://journal.xidian.edu.cn/dzkj/EN/Y2013/V26/I5/91

References

［1］苏涛,何学辉,吕林夏.实时信号处理系统设计［M］.西安:西安电子科技大学出版社,2006.

［2］杨剑,张月,陈曾平.数字化雷达通用信号处理机设计［J］.电路与系统学报,2009(4):55-59.

［3］刘书明,苏涛,罗军辉.TigerSHARC DSP应用系统设计［M］.北京:电子工业出版社,2004.

［4］刘伟,李海,曾涛.面向对象通用雷达信号处理程序框架的设计与实现［J］.北京理工大学学报,2004(8):731-734.

［5］王倩,李燕,王虹现,等.基于高速数模转换器的通用雷达信号模拟器的设计［J］.电子科技,2008(1):25-28.

Related Articles 15

[1]	WANG Jinzhang 1, XU Bingchao 2, REN Jie 2, YANG Ou 2, LU Wenliang 2, LIU Xiankan. A New Method Based on Gabor Transform for HRRP Target Recognition [J]. , 2017, 30(4): 19-.
[2]	FAN Zhongping, WANG Yasen, BAO Qinglong, CHEN Zengping. Realtime Parameter Extraction of Noncooperative and Frequency Agile Radar Based on FPGA [J]. , 2016, 29(11): 1-.
[3]	FAN Jianhua，LI Chunlin. Design and Implementation of Keystone Transform Base on FPGA [J]. , 2016, 29(6): 54-.
[4]	LI Shiqi. Design of Intermediate Frequency Signal Generator for Radar Signal Simulator [J]. , 2016, 29(5): 58-.
[5]	HU Yang,LIU Xindan. Design and Implement of Radar Signal Simulator Software Interface Based on Qt [J]. , 2016, 29(4): 165-.
[6]	LU Wenliang. Two Small Signal Pulse Compression Algorithms and Their Implementation [J]. , 2016, 29(3): 61-.
[7]	YAN Botao,WAN Weihua. Hardware Framework Design and Plots Processing Development in Double Redundancy Radar System [J]. , 2016, 29(2): 145-.
[8]	MO Zijun,JIAO Longfei. Design of Equiripple Array Based on Grating Lobe [J]. , 2015, 28(7): 60-.
[9]	ZHANG Jing. The Hardware System Design of A Certain Radar Signal Processing Board [J]. , 2015, 28(6): 147-.
[10]	ZHANG Wei. Analysis of Evaluation Index of the Performance of Radar Signal Sorting [J]. , 2015, 28(3): 117-.
[11]	MIAO Xueping,ZHANG Linrang,LEI Yu. Method for Parameters Measurement of Triangular Linear Frequency Modulation Pulse Signal [J]. , 2015, 28(2): 154-.
[12]	LI Erxiao. Study on the Net-booting of Multi-DSP Signal Processing System Based on Rapid IO [J]. , 2015, 28(1): 8-.
[13]	WANG Jinzhang,GONG Rujiang,REN Jie,YANG Ou,LIU Xiankang,WEI Cunwei,SUN Fei. A New Method To Improve Radar HRRP automatic Recognition and Rejection Performance [J]. , 2014, 27(12): 150-.
[14]	DENG Huming,HU Min,HUANG Bo. Multi-channel FCM Signal Sorting Algorithms [J]. , 2014, 27(9): 21-.
[15]	QU Wenyue. Parameters Estimate and Separation of Multi-component LFM Signal in QPF [J]. , 2014, 27(8): 94-.

Metrics

Viewed

Full text

Abstract

Cited

Shared

Comments

Recommended 0

No Suggested Reading articles found!

Abstract
References
Related Articles
Metrics
Comments
Recommended

TOP

Hardware Design of a Universal Radar Signal Processor

PDF (PC)

Like

Knowledge