[1]ZHAO Wenhu,WANG Zhigong,ZHU En.A 3.125-Gb/s CMOS word alignment demultiplexer for serial data communications[C].Paris:The 29th European Solid-State Circuits Conference,2003.
[2]CHANG K,LEE H,CHUN J H,et al.A 16Gb/s/link,64GB/s bidirectional asymmetric memory interface cell[C].in Symposium on VLSI Circuits Digest of Technical Papers,2008:126-127.
[4]Synosys Inc.HSPICE user guide:simulation and analysis[M].CA USA:Version-C,2009.
[5]ARAKALI A,GONDI S,HANUMOLU S P K.A 0.5-to-2.5GHz supply-regulated PLL with noise sensitivity of -28DB[C].Berlin:IEEE 2008 Custom Intergrated Circuits Conference (CICC),2008. |