FPGA复位的可靠性设计方法

Abstract

Abstract:

This article introduces,analyzes and compares the commonly used reset design methods in FPGA design.Four methods are presented to address the issue of FPGA unreliable reset.These methods are effective in improving the FPGA reset reliability and provide valuable references for the engineering practice.

Key words: FPGA;reliability of reset;synchronous reset;asynchronous reset

CLC Number:

TN79

Cite this article

HAO Jian,YUAN Yinyin. Research on Reliability Design Methods of FPGA Reset Logic[J]., 2013, 26(10): 125-.

share this article

0
/ / Recommend

Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks

URL: https://journal.xidian.edu.cn/dzkj/EN/

https://journal.xidian.edu.cn/dzkj/EN/Y2013/V26/I10/125

References

［1］王艳军,张勇.一种实用的多芯片系统同步复位方法［J］.光电技术应用,2007,22(5):60-62.

［2］盛娜,刘志军.ASIC设计中的同步复位与异步复位［J］.信息技术与信息化,2005(5):78-80.

［3］聂阳.数字系统中的复位电路研究［J］.集宁师范学院学报,2012,34(3):102-104.

［4］刘如金.基于FPGA同步电路的实现［J］.电子电路设计与应用,2011,29(1):39-41.

［5］陆维佳,潘玉.FPGA设计中毛刺问题的研究［J］.现代电子技术,2005(9):36-38.

［6］田志明,杨军,罗岚.异步复位设计中的亚稳态问题及其解决方案［J］.电子器件,2002,25(4):435-438.

［7］李向涛,仵国锋.FPGA同步设计技术［J］.无线通信技术,2003(3):58-61.

［8］廖艳,王广君,高杨.FPGA异步时钟设计中的同步策略［J］.自动化技术与应用,2006,25(1):67-68.

［9］彭俊峰,宋家友,崔建华.FPGA/CPLD同步设计若干问题浅析［J］.自动化与仪器仪表,2006(4):83-85.

［10］黄影,张春元,刘东.基于FPGA双机容错系统的设计与实现［J］.深圳大学学报:理工版,2006,23(2):112-115.

［11］李刚强,田斌,易克初.FPGA设计中关键问题的研究［J］.电子技术应用,2003(6):68-71.

［12］卢圣才,王雪,李健.FPGA复位方式的可靠性分析［J］.电子世界,2012(7):4.

［13］娄志诚,张礼勇,林海军.基于虚拟仪器技术的逻辑分析仪的研究［J］.哈尔滨理工大学学报,2010,15(4):10-13.

［14］孙国志,宁宁,张弛.一种片上系统复位电路的设计［J］.电子技术应用,2012,38(12):32-35.

［15］李亚捷.一种FPGA+多DSP系统复位信号的设计方法［J］.微计算机信息,2010,26(2):31-32.

Related Articles 15

[1]	TUN Yu-Hua, WANG Ke-Jian. Programmable Integrated Scanning Probe Conditioning Circuit Design [J]. , 2018, 31(1): 75-.
[2]	ZHOU Hang. The Realization and Research of Inertial Pulse Output Signal Measurement in the FPGA [J]. , 2017, 30(4): 15-.
[3]	GU Qiang. Simulation and Hardware Implementation of D/A Conversion in System View Environment [J]. , 2015, 28(5): 43-.
[4]	MENG Qi,ZHANG Jie,FAN Xiaoxing. Design of Hard Disk Storage Array of SATA SSD Based on PowerPC [J]. , 2015, 28(4): 111-.
[5]	YU Xin,LI Yuezhong. IBERT Applied in the Virtex-7's GTX Testing [J]. , 2015, 28(3): 91-.
[6]	WANG Junchao,WANG Hengliang. Design and Realization of RS422 Interface Circuit with Adjustable Parameters Based on FPGA [J]. , 2015, 28(2): 134-.
[7]	LI Xiaolong,MENG Lilin,SHAO Ruirui,ZHANG Xiaolei. Design of PCI Express Application Platform Based on FPGA [J]. , 2014, 27(12): 108-.
[8]	XU Fei,CHEN Jianchun,LI Yingxin. Implementation of Non-linear Frequency Modulation Signals Pulse Compression Based on FPGA [J]. , 2014, 27(9): 106-.
[9]	REN Zeyu,GUO Pengcheng,WANG Jianchao,LUO Dingli. Power Down Protection Design for F-RAM Based on FPGA [J]. , 2014, 27(7): 89-.
[10]	JIANG Zhengbin,ZHOU Jianwei,LI Dean,PENG Chongmei,YUAN Guoshun. Design and Implementation of ICE Debug Module IP Soft core [J]. , 2014, 27(5): 93-.
[11]	ZHANG Gang, JIA Jian-Chao, ZHAO Long. Design and Realization of DDR3 SDRAM Controller Based on FPGA [J]. , 2014, 27(1): 70-.
[12]	LI Cheng, LI Heng-Xing. System of Data Transmission Based on FPGA [J]. , 2014, 27(1): 81-.
[13]	SUN Ye,FANG Zhigang,CHEN Huizhao,HUANG Wei,ZHANG Ju. Study on Single Event Effects and Simulation Technology [J]. , 2013, 26(11): 89-.
[14]	ZHANG Kaisheng,CHEN Ming,ZHOU Zichao. Realization of RTOS μC/OS-II on FPGA [J]. , 2013, 26(10): 36-.
[15]	LIU Xin,ZHANG Caizhen,ZHANG Pan. Design of an Auto Ranging and Speed Limit System Based on SOPC [J]. , 2013, 26(10): 121-.

Metrics

Viewed

Full text

Abstract

Cited

Shared

Comments

Recommended 0

No Suggested Reading articles found!

Abstract
References
Related Articles
Metrics
Comments
Recommended

TOP

Research on Reliability Design Methods of FPGA Reset Logic

PDF (PC)

Like

Knowledge