ICE中调试模块IP软核的设计与实现

Abstract

Abstract:

Because of the restrictions of IP soft core of different processor chips,no complete program debugging module is available for the development of online emulators,resulting in a long development cycle and high cost.An IPcore with debugging module is designed in this article by combining top-down and bottom-up design methods.The design is verified on the XC3S700AN combining EM78P447S.

Key words: FPGA;MCU;ICE;IP soft core;USB

CLC Number:

TN79

Cite this article

JIANG Zhengbin,ZHOU Jianwei,LI Dean,PENG Chongmei,YUAN Guoshun. Design and Implementation of ICE Debug Module IP Soft core[J]., 2014, 27(5): 93-.

share this article

0
/ / Recommend

Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks

URL: https://journal.xidian.edu.cn/dzkj/EN/

https://journal.xidian.edu.cn/dzkj/EN/Y2014/V27/I5/93

References

［1］李舸,桑楠,熊光泽.一种通用在线仿真调试器的设计［J］.计算机应用,2007,27(4):875-876.

［2］曹健雄,严壮志.基于FPGA的单片机仿真器设计［J］.中国医疗器械杂志,2010,34(6):424-426.

［3］郭金怀,刘丹非,王诚.嵌入式CPU的设计与仿真［J］.现代电子技术,2003,16(增刊):59-62.

［4］王祖强,张华,李玲.8位RISC MCU IP软核仿真的新方法［J］.计算机工程,2007,33(11):248-249.

［5］Xilinx Conpraion.Spartan-3A FPGA family data sheet［M］.CA USA:Xilinx Conpraion,2009.

［6］Intel.Universal serial bus specification［M］.CA USA:Intel Conpration,1998.

［7］Cypress.CY7C68013 EZ-USB FX2 USB microcontroller high-speed USB peripheral controller［M］.CA USA:Cypress Conpration,2012.

［8］田耕,徐文波.Xilinx FPGA开发实用教程［M］.北京:清华大学出版社,2008.

［9］夏宇闻.Verilog数字系统设计教程［M］.2版.北京:北京航空航天大学出版社,2008.

［10］柴欣,张红梅.Visual C++程序设计基础［M］.2版.北京:中国铁道出版社,2007.

［11］宋存杰.基于6502的MCU的开发及其ICE机制的实现［D］.哈尔滨:哈尔滨工业大学,2010.

［12］朱武星.65C02 MCU在线仿真器的设计研究［D］.厦门:厦门大学,2008.

Related Articles 15

[1]	TUN Yu-Hua, WANG Ke-Jian. Programmable Integrated Scanning Probe Conditioning Circuit Design [J]. , 2018, 31(1): 75-.
[2]	ZHOU Hang. The Realization and Research of Inertial Pulse Output Signal Measurement in the FPGA [J]. , 2017, 30(4): 15-.
[3]	GU Qiang. Simulation and Hardware Implementation of D/A Conversion in System View Environment [J]. , 2015, 28(5): 43-.
[4]	MENG Qi,ZHANG Jie,FAN Xiaoxing. Design of Hard Disk Storage Array of SATA SSD Based on PowerPC [J]. , 2015, 28(4): 111-.
[5]	YU Xin,LI Yuezhong. IBERT Applied in the Virtex-7's GTX Testing [J]. , 2015, 28(3): 91-.
[6]	WANG Junchao,WANG Hengliang. Design and Realization of RS422 Interface Circuit with Adjustable Parameters Based on FPGA [J]. , 2015, 28(2): 134-.
[7]	LI Xiaolong,MENG Lilin,SHAO Ruirui,ZHANG Xiaolei. Design of PCI Express Application Platform Based on FPGA [J]. , 2014, 27(12): 108-.
[8]	XU Fei,CHEN Jianchun,LI Yingxin. Implementation of Non-linear Frequency Modulation Signals Pulse Compression Based on FPGA [J]. , 2014, 27(9): 106-.
[9]	REN Zeyu,GUO Pengcheng,WANG Jianchao,LUO Dingli. Power Down Protection Design for F-RAM Based on FPGA [J]. , 2014, 27(7): 89-.
[10]	ZHANG Gang, JIA Jian-Chao, ZHAO Long. Design and Realization of DDR3 SDRAM Controller Based on FPGA [J]. , 2014, 27(1): 70-.
[11]	LI Cheng, LI Heng-Xing. System of Data Transmission Based on FPGA [J]. , 2014, 27(1): 81-.
[12]	SUN Ye,FANG Zhigang,CHEN Huizhao,HUANG Wei,ZHANG Ju. Study on Single Event Effects and Simulation Technology [J]. , 2013, 26(11): 89-.
[13]	ZHANG Kaisheng,CHEN Ming,ZHOU Zichao. Realization of RTOS μC/OS-II on FPGA [J]. , 2013, 26(10): 36-.
[14]	LIU Xin,ZHANG Caizhen,ZHANG Pan. Design of an Auto Ranging and Speed Limit System Based on SOPC [J]. , 2013, 26(10): 121-.
[15]	HAO Jian,YUAN Yinyin. Research on Reliability Design Methods of FPGA Reset Logic [J]. , 2013, 26(10): 125-.

Metrics

Viewed

Full text

Abstract

Cited

Shared

Comments

Recommended 0

No Suggested Reading articles found!

Abstract
References
Related Articles
Metrics
Comments
Recommended

TOP

Design and Implementation of ICE Debug Module IP Soft core

PDF (PC)

Like

Knowledge