基于FPGA的多仪表合一的设计与实现

Abstract

Abstract:

The implementation scheme for the all-in-one instrument based on FPGA is proposed.It applies the 32bits NIOS processor and customizes the hardware system on DE2 Development based on the flexible allocation of SOPC.The function of digital oscilloscopes and function signal generator is realized through programming in the NIOS IDE environment.This system makes the control unit and timing unit designed on one chip and therefore achieves good portability.The experimental results show that the oscilloscopes and generator can work in parallel.

Key words: FPGA,the union of one more instruments,digital oscilloscopes,function signal generator

CLC Number:

TN79

ZHAO Yun, GUO Qing, LUO Su-Sheng, SU Hai-Tao. All-in-one Instrument Design and Implementation Based on FPGA[J]., 2012, 25(8): 10-.

[1]	TUN Yu-Hua, WANG Ke-Jian. Programmable Integrated Scanning Probe Conditioning Circuit Design [J]. , 2018, 31(1): 75-.
[2]	ZHOU Hang. The Realization and Research of Inertial Pulse Output Signal Measurement in the FPGA [J]. , 2017, 30(4): 15-.
[3]	GU Qiang. Simulation and Hardware Implementation of D/A Conversion in System View Environment [J]. , 2015, 28(5): 43-.
[4]	MENG Qi,ZHANG Jie,FAN Xiaoxing. Design of Hard Disk Storage Array of SATA SSD Based on PowerPC [J]. , 2015, 28(4): 111-.
[5]	YU Xin,LI Yuezhong. IBERT Applied in the Virtex-7's GTX Testing [J]. , 2015, 28(3): 91-.
[6]	WANG Junchao,WANG Hengliang. Design and Realization of RS422 Interface Circuit with Adjustable Parameters Based on FPGA [J]. , 2015, 28(2): 134-.
[7]	LI Xiaolong,MENG Lilin,SHAO Ruirui,ZHANG Xiaolei. Design of PCI Express Application Platform Based on FPGA [J]. , 2014, 27(12): 108-.
[8]	XU Fei,CHEN Jianchun,LI Yingxin. Implementation of Non-linear Frequency Modulation Signals Pulse Compression Based on FPGA [J]. , 2014, 27(9): 106-.
[9]	REN Zeyu,GUO Pengcheng,WANG Jianchao,LUO Dingli. Power Down Protection Design for F-RAM Based on FPGA [J]. , 2014, 27(7): 89-.
[10]	JIANG Zhengbin,ZHOU Jianwei,LI Dean,PENG Chongmei,YUAN Guoshun. Design and Implementation of ICE Debug Module IP Soft core [J]. , 2014, 27(5): 93-.
[11]	ZHANG Gang, JIA Jian-Chao, ZHAO Long. Design and Realization of DDR3 SDRAM Controller Based on FPGA [J]. , 2014, 27(1): 70-.
[12]	LI Cheng, LI Heng-Xing. System of Data Transmission Based on FPGA [J]. , 2014, 27(1): 81-.
[13]	SUN Ye,FANG Zhigang,CHEN Huizhao,HUANG Wei,ZHANG Ju. Study on Single Event Effects and Simulation Technology [J]. , 2013, 26(11): 89-.
[14]	ZHANG Kaisheng,CHEN Ming,ZHOU Zichao. Realization of RTOS μC/OS-II on FPGA [J]. , 2013, 26(10): 36-.
[15]	LIU Xin,ZHANG Caizhen,ZHANG Pan. Design of an Auto Ranging and Speed Limit System Based on SOPC [J]. , 2013, 26(10): 121-.

All-in-one Instrument Design and Implementation Based on FPGA

PDF (PC)

Like

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Metrics

Comments

Recommended 8