用于微机械加速度计的亚微米工艺ADC设计

doi:10.19665/j.issn1001-2400.2019.03.021

摘要/Abstract

摘要：

为了满足高性能微机械加速度计输出数字化的应用需求,基于亚微米工艺提出了一种16位高阶∑Δ模数转换器。采用五阶前馈单比特量化的方法,实现转换器低失真输出。前级积分器采用增益增强折叠共源共栅一级运放结构,提高低频增益,减少前级运放增益非线性对转换器失真的影响。应用积分器输出摆幅优化的方法和开关电容共模反馈电路的方案降低了整体功耗。测试结果表明,当采样频率为8MHz时,小信号输入失真度低于90dB;在低功耗模式下采样频率降低到4MHz,失真度接近90dB。这种高集成大动态范围的五阶前馈∑Δ模数转换器结构实现了16位输出精度,能够满足微机械加速度计的输出信号转换要求。

关键词: 微机械加速度计, ∑Δ 模数转换器, 低失真, 增益增强折叠共源共栅

Abstract:

A 16 bits high-order ∑Δ analog-to-digital converter is proposed based on the submicron process to meet the application requirements for the digital output of high-performance micromechanical accelerometers. The fifth-order feedforward single bit quantization topology is adopted to achieve the low-distortion analog-to-digital converter output. The front-stage integrator adopts the gain-enhanced folded-cascode operational amplifier structure to improve the low-frequency gain and reduce the influence of gain nonlinearity on analog-to-digital converter distortion. The optimization of the integrator output swing and the application of the switched-capacitor common mode feedback circuit reduce the overall power consumption. Test results show that the distortion is lower than 90dB when the sampling frequency is 8MHz and a little higher than 90dB when the sampling frequency is reduced to 4MHz for the low power dissipation mode. This high integration and large dynamic range fifth-order feedforward sigma-delta analog-to-digital converter topology achieves 16 bits resolution, and it can be applied for digitizing the output signal of micromechanical accelerometers.

Key words: micromechanical accelerometer, sigma-delta analog-to-digital converter, low-distortion, gain-enhanced folded-cascode

中图分类号:

于健海,尹亮. 用于微机械加速度计的亚微米工艺ADC设计[J]. 西安电子科技大学学报, 2019, 46(3): 140-147.

YU Jianhai,YIN Liang. Design of an ADC with the submicron process for micromechanical accelerometers[J]. Journal of Xidian University, 2019, 46(3): 140-147.

图/表 14

图1

图2

图3

图4

图5

图6

图7

图8

图9

图10

图11

图12

表1

表2

参考文献 21

[1]	LEE I, KIM B, LEE B G . A Low-Power Incremental Delta-Sigma ADC for CMOS Image Sensors[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2016,63(4):371-375. doi: 10.1109/TCSII.2015.2503706
[2]	ALDO P P, EDOARDO B, FRANCO M . A 84dB SNDR 100kHz Bandwidth Low-power Single Op-Amp Third-order Δ∑ Modulator Consuming 140 μW [C]//Proceedings of the 2011 IEEE International Solid-State Circuits Conference. Piscataway: IEEE, 2011: 478-480.
[3]	JANG I H, SEO M J, CHO S H , et al. A 4.2-mW 10-MHz BW 74.4-dB SNDR Continuous-time Delta-Sigma Modulator with SAR-assisted Digital-domain Noise Coupling[J]. IEEE Journal of Solid-State Circuits, 2018,53(4):1139-1148. doi: 10.1109/JSSC.2017.2778284
[4]	XU H L, LIU X W, YIN L . A Closed-loop ∑Δ Interface for a High-Q Micromechanical Capacitive Accelerometer with 200ng/Hz1/2 Input Noise Density[J]. IEEE Journal of Solid-State Circuits, 2015,50(9):2101-2112. doi: 10.1109/JSSC.2015.2428278
[5]	HONGLIN X, QIANG F, HONGNA L , et al. A 16-bit Sigma-Delta Modulator Applied in Micro-machined Inertial Sensors[J]. Journal of Semiconductors, 2014,35(4):128-133.
[6]	HWANG H, LEEH, HAN M , et al. A 1.8-V 6.9-mW 120-fps 50-channel Capacitive Touch Readout with Current Conveyor AFE and Current-driven Δ∑ ADC[J]. IEEE Journal of Solid-State Circuits, 2018,53(1):204-218. doi: 10.1109/JSSC.2017.2750326
[7]	ZHAO J, DONG Y, YANG W , et al. A -89-dBc IMD3 DAC Sub-system in a 465-MHz BW CT Delta-Sigma ADC Using a Power and Area Efficient Calibration Technique[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2018,65(7):859-863. doi: 10.1109/TCSII.2017.2732736
[8]	KWAK Y S, CHO K I, KIM H J , et al. A 72.9-dB SNDR 20-MHz BW 2-2 Discrete-time Resolution-enhanced Sturdy MASH Delta-Sigma Modulator Using Source-follower-based Integrators[J]. IEEE Journal of Solid-State Circuits, 2018,53(10):2772-2782. doi: 10.1109/JSSC.2018.2859401
[9]	KIM S, JUN J, RHEE C , et al. An SC Interface with Programmable-gain Embedded Δ ∑ ADC for Monolithic Three-axis 3-D Stacked Capacitive MEMS Accelerometer[J]. IEEE Sensors Journal, 2017,17(17):5558-5568.
[10]	YANG Z, YAO L, LIAN Y . A 0.5-V 35-μW 85-dB DR Double-sampled Δ∑ Modulator for Audio Applications[J]. IEEE Journal of Solid-State Circuits, 2012,47(3):722-735. doi: 10.1109/JSSC.2011.2181677
[11]	YAO L, STEYAERT M S J, SANSEN W . A 1-V 140-μW 88-dB Audio Sigma-Delta Modulator in 90-nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2004,39(11):1809-1818. doi: 10.1109/JSSC.2004.835825
[12]	葛彬杰, 王新安, 张兴 , 等. MASH21 Sigma-Delta调制器的自顶向下设计[J]. 北京大学学报(自然科学版), 2011,47(4):593-598.
	GE Binjie, WANG Xin’an, ZHANG Xing , et al. Top-down Design for MASH21 Sigma-Delta Modulator[J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2011,47(4):593-598.
[13]	CHO J K . A 2.24-mW, 61.8-dB SNDR, 20-MS/s Pipelined ADC with Charge-pump-based Dynamic Biasing for Power Reduction in Op Amp Sharing[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2017,64(6):1368-1379. doi: 10.1109/TCSI.2017.2652126
[14]	CHO J K . A 92-dB DR, 24.3-mW, 1.25-MHz BW Sigma-Delta Modulator Using Dynamically Biased Op Amp Sharing[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017,25(3):881-893. doi: 10.1109/TVLSI.2016.2604255
[15]	陈忠学, 何全, 胡奇宇 , 等. 一种应用于14位ADC的运算跨导放大器[J]. 微电子学, 2017,47(1):30-34.
	CHEN Zhongxue, HE Quan, HU Qiyu , et al. An Operational Transconductance Amplifier Applied to 14 bit ADC[J]. Microelectronics, 2017,47(1):30-34.
[16]	盛君莉, 唐长文 . 一种8位32MS/s的流水线型模数转换器设计[J]. 固体电子学研究与进展, 2017,37(1):52-56.
	SHENG Junli, TANG Changwen . Design of an 8-bit 32MS/s Pipeline ADC[J]. Research and Progress of SSE, 2017,37(1):52-56.
[17]	侯斌, 莫亭亭 . 用于16 bit SAR ADC的高精度比较器的设计[J]. 微电子学与计算机, 2016,33(7):15-18.
	HOU Bin, MO Tingting . Design of High Resolution Comparator for 16 Bit SAR ADC[J]. Microelectronics and Computer, 2016,33(7):15-18.
[18]	董嗣万, 朱樟明, 刘敏杰 , 等. 用于8位80MS/s模数转换器的增益数模单元电路[J]. 西安电子科技大学学报, 2016,43(1):162-166.
	DONG Siwan, ZHU Zhangming, LIU Minjie , et al. Optimum Design of the MDAC Circuit for the 8 bit 80 MS/s Pipelined A/D Converter[J]. Journal of Xidian University, 2016,43(1):162-166.
[19]	孙田雨, 史峥 . 采用改进遗传算法优化FIR数字滤波器设计[J]. 计算机工程与应用, 2017,53(17):108-111.
	SUN Tianyu, SHI Zheng . Research on Design of FIR Filter Based on Improved Genetic Algorithm[J]. Computer Engineering and Applications, 2017,53(17):108-111.
[20]	MICHEL F, STEYAERT M S J . A 250mV 7.5μW 61dB SNDR SC Δ∑ Modulator Using Near-threshold-voltage-biased Inverter Amplifier in 130nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2012,47(3):709-721. doi: 10.1109/JSSC.2011.2179732
[21]	CHEN L, ZHAO Y F, GAO D Y , et al. A 16bit Stereo Audio Sigma-delta A/D Converter[J]. Chinese Journal of Semiconductor, 2006,27(2):1183-1187.

参数	结果
工艺/μm	0.5
精度/位	16
功耗	12mW@4MHz采样
采样频率/MHz	>4
带宽/kHz	>15(典型值20)
SNR/dB	98
SFDR/dB	约8
动态范围(DR)/dB	101

文献	工艺/μm	面积/mm²	功耗/mW	信噪比/dB	带宽/kHz	X_FOM
[1]	0.180	0.002 0	15.500	82.7	96.0	1.38×10^-9
[5]	0.600	2.120 0	15.000	100.0	15.0	1.66×10^-9
[20]	0.130	0.337 5	0.075	61.0	10.0	2.48×10^-9
[21]	0.500	9.840 0	90.000	96.0	21.8	0.25×10^-9
文中	0.500	7.500 0	12.000	98.0	20.0	2.19×10^-9