逐次逼近ADC无源器件的匹配性与高层次模型

doi:10.3969/j.issn.1001-2400.2011.06.020

J4 ›› 2011, Vol. 38 ›› Issue (6): 123-129.doi: 10.3969/j.issn.1001-2400.2011.06.020

逐次逼近ADC无源器件的匹配性与高层次模型

佟星元¹;杨银堂²;朱樟明²;刘帘曦²

(1. 西安邮电学院电子工程学院，陕西西安 710061；
2. 西安电子科技大学宽禁带半导体材料与器件教育部重点实验室，陕西西安 710071)

收稿日期:2011-01-05 出版日期:2011-12-20 发布日期:2011-11-29
作者简介:佟星元(1984-)，男，讲师，博士，E-mail: mayxt@126.com
基金资助:
国家自然科学基金资助项目(60725415, 60971066, 61006028);国家863计划资助项目(2009AA01Z258);国家重大科技专项资助项目(2009ZX01034-002-001-005)

Mismatch analysis and high-level modeling of passive components in successive approximation A/D converters

TONG Xingyuan¹;YANG Yintang²;ZHU Zhangming²;LIU Lianxi²

(1. School of Electronic Eng., Xi'an Univ. of Posts ＆ Telecommunications, Xi'an 710061， China;
2. Ministry of Education Key Lab. of Wide Band-Gap Semiconductor Materials and Devices, Xidian Univ., Xi'an 710071， China)

Received:2011-01-05 Online:2011-12-20 Published:2011-11-29

摘要/Abstract

摘要：

对无源器件网络匹配性的具体要求，并利用Matlab工具，通过建立逐次逼近A/D转换器无源器件匹配性高层次模型对理论分析结果进行了验证．在此基础上提出了一种基于单位电容缩放的新型电荷再分配结构，在不提高无源器件匹配性要求的前提下，利用单位电容取代原有缩放电容并增加一定的时序控制，有效地解决了传统电容缩放结构中缩放电容工艺实现困难以及对寄生电容敏感的问题，适合片上系统的嵌入式应用．

关键词: 模数转换器, 逐次逼近, 无源器件, 匹配性, 高层次模型

Abstract:

The paper focuses on the research on the mismatch of the passive components in the SAR (Successive Approximation Register) ADC (Analog-to-Digital Converter). Based on the charge redistribution, voltage division and hybrid SAR ADC architectures, the matching requirements of their internal passive component networks are explored with theoretical derivation and verified by high-level modeling using Matlab. Furthermore, without adding any matching requirement of the internal passive components, a novel charge redistribution approach based on the unit scalable capacitor is proposed. With the unit capacitor replacing the non-integral scalable capacitor and by adding several additional logic control signals, this new approach is easier to realize in process than the traditional approach and is very suitable for embedded SoC applications.

Key words: analog-to-digital converter, successive approximation register, passive components, mismatch, high-level model

佟星元;杨银堂;朱樟明;刘帘曦. 逐次逼近ADC无源器件的匹配性与高层次模型[J]. J4, 2011, 38(6): 123-129.

TONG Xingyuan;YANG Yintang;ZHU Zhangming;LIU Lianxi. Mismatch analysis and high-level modeling of passive components in successive approximation A/D converters[J]. J4, 2011, 38(6): 123-129.

参考文献

［1］ Verma N, Chandrakasan A P. An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes ［J］. IEEE Journal of Solid-State Circuits, 2007, 42(6): 1196-1205.
［2］ Tong X Y, Yang Y T, Zhu Z M, et al. A 10-bit Low Power SAR A/D Converter Based on 90nm CMOS ［J］. Chinese Journal of Semiconductors, 2009, 30(10): 105008.
［3］ Scott M D, Boser B E, Pister K S J. An Ultra Low-Energy ADC for Smart Dust ［J］. IEEE Journal of Solid-State Circuits, 2003, 38(7): 1123-1129.
［4］ Tong X Y, Yang Y T, Zhu Z M, et al. A Novel 电阻-电容 Combination Based Pseudo-differential SAR A/D Converter in 90nm CMOS Process ［C］//PACCS 2009. Chengdu: IEEE, 2009: 289-292.
［5］ Liu W, Chiu Y. Background Digital Calibration of Successive Approximation ADC with Adaptive Equalisation ［J］. Electronics Letters, 2009, 45(9): 456-458.
［6］ Chang Y K, Wang C S, Wang C K. An 8-bit 500-KS/s Low Power SAR ADC for Bio-Medical Applications ［C］//ASSCC 2007. Jeju City: IEEE, 2007: 228-231.
［7］佟星元, 陈杉, 蔡乃琼, 等. 一种电阻-电容-R组合式12位逐次逼近A/D转换器［J］. 西安电子科技大学学报, 2010, 37(5): 904-910.
Tong Xingyuan, Chen Shan, Cai Naiqiong, et al. 12-bit SAR A/D Converter with an 电阻-电容-R Hybrid Architecture［J］. Journal of Xidian University, 2010, 37(5): 904-910.
［8］ Mognon V R, Filho C A. Capacitive-SAR ADC Input Offset Reduction by Stray Capacitance Compensation ［C］//ICCDCS 2008. Cancun: IEEE, 2008: 1-6.
［9］ Allen P E, Holberg D R. CMOS Analog Circuit Design［M］. New York: Oxford Press, 2002: 635-641.
［10］ Zhang S J. Design of a 12-bit Successive Approximation Analog-to-Digital Converter ［D］. Wuhan: Huazhong University of Science and Technology, 2005.

[1]	于健海,尹亮. 用于微机械加速度计的亚微米工艺ADC设计[J]. 西安电子科技大学学报, 2019, 46(3): 140-147.
[2]	陈珍海, 魏敬和, 于宗光, 苏小波, 薛颜, 张鸿. 高精度电荷域ADC共模电荷误差前台校准电路[J]. 西安电子科技大学学报, 2018, 45(6): 137-143+149.
[3]	丁浩;王建业;刘伟;熊永忠. 一种高速高宽带主从式采样保持电路[J]. 西安电子科技大学学报, 2018, 45(4): 123-128.
[4]	张章;余文成;解光军. 10bit 100MS/s混合型模数转换器[J]. 西安电子科技大学学报, 2018, 45(3): 80-85+116.
[5]	陈珍海;魏敬和;苏小波;邹家轩;张鸿;于宗光. 低功耗时间交织12位500MS/s电荷域ADC[J]. 西安电子科技大学学报, 2017, 44(6): 109-115+137.
[6]	陈珍海;于宗光;李现坤;魏敬和;黄嵩人;苏小波. 用于16bit 100MS/s ADC的高精度参考电压产生电路[J]. 西安电子科技大学学报, 2017, 44(3): 127-132+180.
[7]	黄嵩人;陈珍海;张鸿;李雪;钱宏文;于宗光. 用于电荷域流水线ADC的1.5位子级电路[J]. 西安电子科技大学学报, 2016, 43(6): 170-175.
[8]	王晓飞;郝跃. 一种双采样1.2V 7位125MS/s流水线ADC的设计[J]. 西安电子科技大学学报, 2016, 43(4): 23-28.
[9]	董嗣万;朱樟明;刘敏杰;杨银堂. 用于8位80MS/s模数转换器的增益数模单元电路[J]. J4, 2016, 43(1): 162-166+172.
[10]	曹超;马瑞;朱樟明;梁宇华;叶谦. 高精度SAR ADC非理想因素分析及校准方法[J]. J4, 2015, 42(6): 61-65+87.
[11]	杨银堂;袁俊;张钊锋. 256MHz采样71dB动态范围连续时间ΣΔADC设计[J]. J4, 2015, 42(1): 10-15.
[12]	佟星元;陈杉;蔡乃琼;朱樟明;杨银堂. 一种R-C-R组合式12位逐次逼近A／D转换器[J]. J4, 2010, 37(5): 904-910.
[13]	李娅妮;杨银堂;朱樟明. 双环控制单周期PFC转换器高层次模型及电路[J]. J4, 2010, 37(4): 608-612.
[14]	杨银堂;李迪;石立春. 一种用于14位1.28MS/sΣΔADC的数字抽取滤波器设计[J]. J4, 2010, 37(2): 315-319.

逐次逼近ADC无源器件的匹配性与高层次模型

Mismatch analysis and high-level modeling of passive components in successive approximation A/D converters

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 14

Metrics

本文评价

推荐阅读 0