J4 ›› 2012, Vol. 39 ›› Issue (3): 58-62+71.doi: 10.3969/j.issn.1001-2400.2012.03.009

• 研究论文 • 上一篇    下一篇



  1. (1. 西安电子科技大学 雷达信号处理国家重点实验室,陕西 西安  710071;
    2. 西安电子科技大学 综合业务网理论及关键技术国家重点实验室,陕西 西安  710071)
  • 收稿日期:2011-03-04 出版日期:2012-06-20 发布日期:2012-07-03
  • 通讯作者: 李晓峰
  • 作者简介:李晓峰(1979-),男,西安电子科技大学博士研究生,E-mail: superbigbignose@gmail.com.
  • 基金资助:


Low power Turbo decoder based on the state metric decimation and interpolation strategy

LI Xiaofeng1;FENG Dazheng1;HU Shukai2   

  1. (1. National Key Lab. of Radar Signal Processing, Xidian Univ., Xi'an  710071, China;
    2. State Key Lab. of Integrated Service Networks, Xidian Univ., Xi'an  710071, China)
  • Received:2011-03-04 Online:2012-06-20 Published:2012-07-03
  • Contact: LI Xiaofeng


针对采用最大后验概率算法的Turbo译码器, 提出了一种新颖的前向、后向度量计算和存储器管理的策略.通过在前向状态度量计算时对部分度量值等间隔抽取存储,然后在对数似然比计算时经过内插还原出未存储的状态度量值,极大地减少了状态度量存储单元,从而降低了功耗和实现面积.与传统的实现方法比较,当滑窗为128时,可以节省80%的状态度量存储单元.在65nm的工艺下,约束工作电压为1.18V和时钟频率为350MHz时,该方法实现的HSDPA Turbo译码器可以达到21.4Mbit/s的吞吐量和29.3mW的功耗,且每次迭代的能量效率仅为0.171nJ/bit.

关键词: Turbo码, 最大后验概率译码器, 状态度量抽取和内插, 超大规模集成电路


A novel forward and backword state metric calculation and the memory management strategy are presencted for the turbo decoder which adopts the Log-MAP(Maximum A-Posteriori) algorithm. By the way of decimating the forward state metric first and then interpolating in the LLR(Log Likelihood Ratio) computation stage to reduce the state metric memory size, which acquires significant power and area benefit with ignorable computation penalty. And the soft in soft out(SISO) scheduling and control mechanism are also addressed for supporting our proposed optimization architecture. Compared with the conventional memory management strategy our design could reduce the state metric size by 80% with the sliding window 128. Based on our proposed architecture an HSDPA turbo decoder is realized by the 65nm CMOS standard cell library with the frequency of 350MHz and the voltage of 1.18V. The result achieves 21.4Mbit/s throughput and 29.3mW power consumption, and an energy efficiency of up to 0.171nJ/bit/iteration.

Key words: Turbo code, max-Log-MAP decoder, static metric decimation and interpolation, VLSI


  • TN911.22