采用状态度量抽取和内插策略的低功耗Turbo译码器

doi:10.3969/j.issn.1001-2400.2012.03.009

J4 ›› 2012, Vol. 39 ›› Issue (3): 58-62+71.doi: 10.3969/j.issn.1001-2400.2012.03.009

采用状态度量抽取和内插策略的低功耗Turbo译码器

李晓峰¹;冯大政¹;胡树楷²

(1. 西安电子科技大学雷达信号处理国家重点实验室，陕西西安 710071；
2. 西安电子科技大学综合业务网理论及关键技术国家重点实验室，陕西西安 710071)

收稿日期:2011-03-04 出版日期:2012-06-20 发布日期:2012-07-03
通讯作者: 李晓峰
作者简介:李晓峰(1979-)，男，西安电子科技大学博士研究生，E-mail: superbigbignose@gmail.com．
基金资助:
国家自然科学基金资助项目(60971111);国家重点基础研究发展计划(973)资助项目(2010CB328300)

Low power Turbo decoder based on the state metric decimation and interpolation strategy

LI Xiaofeng¹;FENG Dazheng¹;HU Shukai²

(1. National Key Lab. of Radar Signal Processing, Xidian Univ., Xi'an 710071， China;
2. State Key Lab. of Integrated Service Networks, Xidian Univ., Xi'an 710071， China)

Received:2011-03-04 Online:2012-06-20 Published:2012-07-03
Contact: LI Xiaofeng

摘要/Abstract

摘要：

针对采用最大后验概率算法的Turbo译码器，提出了一种新颖的前向、后向度量计算和存储器管理的策略．通过在前向状态度量计算时对部分度量值等间隔抽取存储，然后在对数似然比计算时经过内插还原出未存储的状态度量值，极大地减少了状态度量存储单元，从而降低了功耗和实现面积．与传统的实现方法比较，当滑窗为128时，可以节省80%的状态度量存储单元．在65nm的工艺下，约束工作电压为1.18V和时钟频率为350MHz时，该方法实现的HSDPA Turbo译码器可以达到21.4Mbit/s的吞吐量和29.3mW的功耗，且每次迭代的能量效率仅为0.171nJ/bit．

关键词: Turbo码, 最大后验概率译码器, 状态度量抽取和内插, 超大规模集成电路

Abstract:

A novel forward and backword state metric calculation and the memory management strategy are presencted for the turbo decoder which adopts the Log-MAP(Maximum A-Posteriori) algorithm. By the way of decimating the forward state metric first and then interpolating in the LLR(Log Likelihood Ratio) computation stage to reduce the state metric memory size, which acquires significant power and area benefit with ignorable computation penalty. And the soft in soft out(SISO) scheduling and control mechanism are also addressed for supporting our proposed optimization architecture. Compared with the conventional memory management strategy our design could reduce the state metric size by 80% with the sliding window 128. Based on our proposed architecture an HSDPA turbo decoder is realized by the 65nm CMOS standard cell library with the frequency of 350MHz and the voltage of 1.18V. The result achieves 21.4Mbit/s throughput and 29.3mW power consumption, and an energy efficiency of up to 0.171nJ/bit/iteration.

Key words: Turbo code, max-Log-MAP decoder, static metric decimation and interpolation, VLSI

中图分类号:

TN911.22

李晓峰;冯大政;胡树楷. 采用状态度量抽取和内插策略的低功耗Turbo译码器[J]. J4, 2012, 39(3): 58-62+71.

LI Xiaofeng;FENG Dazheng;HU Shukai. Low power Turbo decoder based on the state metric decimation and interpolation strategy[J]. J4, 2012, 39(3): 58-62+71.

参考文献

［1］ Berrou C, Glavieux A, Thitimajshima P. Near Shannon Limit Error-correcting Coding and Decoding: Turbo-codes［C］//Proceedings of IEEE Int Conf of Communication(ICC). Geneva: IEEE, 1993: 1064-1070.
［2］白宝明, 马啸, 王新梅. 一种低复杂性的伪随机交织器实现方案［J］. 西安电子科技大学学报, 1999, 26(5): 657-661.
Bai Baoming, Ma Xiao, Wang Xinmei. A Low Complexity Implementation for the Pseudo-random Interleaver［J］. Journal of Xidian University, 1999, 26(5): 657-661.
［3］路成业, 孙蓉, 王新梅. Turbo码不同译码算法中的量化性能分析［J］. 西安电子科技大学学报, 2002, 29(5): 639-643.
Lu Chengye, Sun Rong, Wang Xinmei. Analyzing of Quantification Performance on Different Decoding Algorithm of Turbo Codes［J］. Journal of Xidian University, 2002, 29(5): 639-643.
［4］ Karim S M, Chakrabarti I. An Improved Low-power High-throughput Log-MAP Turbo Decoder［J］. IEEE Trans on Consumer Electronics, 2010, 56(2): 450-457.
［5］ Wobg C C, Lee Y Y, Chang H C. Reconfigurable Turbo Decoder with Parallel Architecture for 3GPP LTE System［J］. IEEE Trans on Circuits and System II, Express Brief, 2010, 57(7): 566-570.
［6］ Lin C H, Chen C Y, Wu A Y. Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding［J］. IEEE Trans on VLSI Systems, 2011, 19(2): 305-318.
［7］ Martina M, Masera G. State Metric Compression Techniques for Turbo Decoder Architectures ［J］. IEEE Trans on Circuits and Systems I: Regular Papers, 2011, 58(5): 1119-1128.
［8］ Studer C, Benkeser C, Belfanti S, et al. Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE ［J］. IEEE Journal of Solid-State Circuits, 2011, 46(1): 8-17.
［9］ Erdin E, Kilcioglu C, Yilmaz A O. Implementation and Performance of Parallellised Turbo Decoders ［J］. IET Communications, 2011, 5(1): 39-50.
［10］ Atluri I, Arslan T. Low Power VLSI Implementation of the MAP Decoder for Turbo Codes through Forward Recursive Calculation of Reverse State Metrics［C］//Proceedings of IEEE Int SOC Conference. Oregon: IEEE, 2003: 408-411
［11］ Choi H M, Kim J H, Park I C. Low-Power Hybrid Turbo Decoding Based on Reverse Calculation［J］. IEICE Trans on Fundamentals of Electronics, Communications and Computer Sciences, 2006, E89-A(3): 782-789.
［12］ Kwak J, Park S M, Lee K. Reverse Tracing of Forward State Metric in Log-MAP and Max-log-MAP Decoders［C］//Proceedings of Int Symp on Circuits and Systems. Bangkok: IEEE, 2003: 25-28.
［13］ Wang Z, Chi Z, Parhi K K. Area-efficient High-speed Decoding Schemes for Turbo Decoders［J］. IEEE Trans on VLSI Systems, 2002, 10(6): 902-912.
［14］ Abrantes S A. From BCJR to Turbo Decoding: MAP Algorithms Made Easier［EB/OL］. ［2011-01-20］. http://www.fe.up.pt/si/publs_web.show_publ_file?pct_gdoc_id=68599.
［15］ Benkeser C, Burg A, Cupaiuolo T, et al. Design and Optimization of an HSDPA Turbo Decoder ASIC［J］. IEEE Journal of Solid-State Circuits, 2009, 44(1): 98-106.

[1]	乔瑞秀,陈刚,龚国良,鲁华祥. 一种高性能可重构深度卷积神经网络加速器[J]. 西安电子科技大学学报, 2019, 46(3): 130-139.
[2]	陈超伟;梁煜;张为;包娜;刘艳艳. 应用于JPEG2000的高性能MQ编码器VLSI设计[J]. 西安电子科技大学学报, 2018, 45(3): 74-79+90.
[3]	高家明;梁煜;张为;刘艳艳. 一种新型低存储二维离散小波变换架构[J]. 西安电子科技大学学报, 2018, 45(2): 110-115.
[4]	贾琦;梁煜;张为. 一种无片外存储的高性能二维DWT架构[J]. 西安电子科技大学学报, 2017, 44(4): 138-143.
[5]	董明岩;雷杰;王柯俨;李云松. 高效低存储DWT的VLSI结构设计[J]. 西安电子科技大学学报, 2016, 43(2): 35-40.
[6]	孙锦华;王雪梅;吴小钧. 短突发传输系统的联合导频和迭代译码载波同步[J]. J4, 2014, 41(1): 23-28+63.
[7]	李晓峰;冯大政;胡树楷. 低功耗并行MIMO空间复用检测器的VLSI结构[J]. J4, 2013, 40(6): 25-31+84.
[8]	李啸天;张润生;李艳斌. 归零Turbo码识别算法[J]. J4, 2013, 40(4): 161-166.
[9]	张永光. 一种Turbo码编码参数的盲识别方法[J]. J4, 2011, 38(2): 167-172.
[10]	葛晨阳;郑南宁;任鹏举. 图像混合插值缩放IP核的VLSI设计[J]. J4, 2010, 37(1): 158-162.
[11]	郭凯;陈彦辉;李建东. 一种对奇偶校验比特按组删余的速率兼容编码[J]. J4, 2009, 36(5): 782-787.
[12]	郭杰;吴成柯;王柯俨;马静;张磊. JPEG2000中优化逼近的整型小波变换 [J]. J4, 2008, 35(2): 210-215.
[13]	张静波1;戴显英2;张鹤鸣2;胡辉勇1;贾大中1. 一个面积优化的高速RS(255，239)译码器VLSI设计 [J]. J4, 2008, 35(1): 116-120.
[14]	谢红;焉晓贞;罗清华. DS-CDMA系统中迭代多用户检测技术的研究 [J]. J4, 2007, 34(5): 748-752.
[15]	王莹;王育民. 基于有限域的最佳周期交织方法[J]. J4, 2005, 32(3): 423-426.

采用状态度量抽取和内插策略的低功耗Turbo译码器

Low power Turbo decoder based on the state metric decimation and interpolation strategy

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

Metrics

本文评价

推荐阅读 0