一种高性能CMOS电流模Winner-take-all电路

doi:10.3969/j.issn.1001-2400.2012.03.012

J4 ›› 2012, Vol. 39 ›› Issue (3): 80-85.doi: 10.3969/j.issn.1001-2400.2012.03.012

一种高性能CMOS电流模Winner-take-all电路

戴力;庄奕琪;景鑫;汤华莲

(西安电子科技大学微电子学院，陕西西安 710071)

收稿日期:2011-07-14 出版日期:2012-06-20 发布日期:2012-07-03
通讯作者: 戴力
作者简介:戴力(1981-)，男，西安电子科技大学博士研究生，E-mail: ldai@mail.xidian.edu.cn．
基金资助:
国家“新一代宽带无线移动通信网”重大专项资助项目(2010ZX03002-001-02);中央高校基本科研业务费专项资助项目(K50511250006)

High-performance CMOS current-mode Winner-take-all circuit

DAI Li;ZHUANG Yiqi;JING Xin;TANG Hualian

(School of Microelectronic, Xidian Univ., Xi'an 710071， China)

Received:2011-07-14 Online:2012-06-20 Published:2012-07-03
Contact: DAI Li

摘要/Abstract

摘要：

提出了一种新颖的CMOS电流模Winner-take-all (WTA) 电路．该电路利用可再生比较器提高了电路的解析度和速度，没有使用电流镜，而是利用整流电路输出电流，从而改善了电路的精确度，不同于传统的树型WTA电路．还提出了一种新的并行N输入WTA结构．在TSMC 0.18μm CMOS工艺下设计了一个8输入WTA电路，并与已有的WTA电路进行了比较．仿真结果表明，该电路可以达到1nA的解析度和99.99%的精确度，同时面积小，功耗低，非常适合于各种嵌入式智能应用．

关键词: CMOS, 电流模, Winner-take-all, 比较器, 整流电路

Abstract:

A novel CMOS current-mode Winner-take-all (WTA) circuit is presented. The design utilizes a regenerative circuit to improve the resolution and speed. Without using any current mirror, a rectifier circuit is used to output the current, which improves the precision of the output current. Different from conventional WTA designs with a binary-tree structure, a new concurrent N-input WTA structure is also proposed. An 8-input WTA is implemented using TSMC 0.18μm technology. The design is evaluated and compared with the well-known WTA benchmark circuits. Simulation results show that proposed design can provide a resolution of 1nA and a precision of 99.99%, and at the same time provide the compactness and low power. It is ideal for a variety of embedded intelligent applications.

Key words: CMOS, current-mode, Winner-take-all, comparator, rectifier circuit

中图分类号:

TN432

戴力;庄奕琪;景鑫;汤华莲. 一种高性能CMOS电流模Winner-take-all电路[J]. J4, 2012, 39(3): 80-85.

DAI Li;ZHUANG Yiqi;JING Xin;TANG Hualian. High-performance CMOS current-mode Winner-take-all circuit[J]. J4, 2012, 39(3): 80-85.

参考文献

［1］袁冰, 来新泉, 贾新章, 等. 片内频率补偿实现电流模DC-DC高稳定性［J］. 西安电子科技大学学报, 2008, 35(4): 685-690.
Yuan Bing, Lai Xinquan, Jia Xinzhang, et al. Implementation of High Stability with On-chip Frequency Compensation in Current Mode DC-DC Converter ［J］. Journal of Xidian University, 2008, 35(4): 685-690.
［2］ Mak T, Lam K P, Ng H S, et al. A CMOS Current-Mode Dynamic Programming Circuit ［J］. IEEE Trans on Circuits and Systems I, 2010, 57(12): 3112-3123.
［3］ Smedley S, Taylor J, Wilby M. A Scalable High-speed Current-mode Winner-take-all Network for VLSI Neural Applications ［J］. IEEE Trans on Circuits and Systems I: Regular Papers, 1995, 42(5): 289-291.
［4］ Lazzaro J, Lyckenbush S, Malhowad M A, et al. Winner-take-all of O(n) Complexity ［C］//Advances in Neural Signal Processing Systems. San Mateo: Morgan Kaufmann, 1989: 703-711.
［5］ Demosthenous A, Smedley S, Taylor J. A CMOS Analog Winner-takes-all Network for Large-scale Applications ［J］. IEEE Trans on Circuits and Systems-I: Fundamental Theory and Applications, 1998, 45(3): 300-304.
［6］ Yu C C, Tang Y C, Liu B D. Design of High Performance CMOS Current-mode Winner-take-all Circuit［C］//Proceedings of the International Conference on ASIC. Piscataway: IEEE, 2003: 568-572.
［7］ Tomatsopoulos B, Demosthenous A. Low Power, Low Complexity CMOS Mmultiple-input Replicating Current Comparators and WTA/LTA Circuits［C］//European Conference on Circuit Theory and Design (ECCTD). Piscataway: IEEE, 2005: 241-244.
［8］ Dlugosz R, Talaska T. Low Power Current-mode Binary-tree Asynchronous Min-Max Circuit ［J］. Microelectronics Journal, 2010, 41(1): 64-73.
［9］牛秀卿, 陈宇. 新型CMOS电流比较器设计［J］. 南开大学学报, 2001, 34(2): 88-90.
Niu Xiuqing, Chen Yu. A Novel Type of CMOS Current Comparator ［J］. Journal of Acta Scientiarum Naturalium Universitatis Nakaiensis, 2001, 34(2):88-90.
［10］ Chen L, Shi B, Lu C. A Robust High-speed and Low-power CMOS Current Comparator Circuit［C］//IEEE Asia-Pacific Conference on Circuits and Systems. Piscataway: IEEE, 2000: 174-177.
［11］ Banks D, Toumazou C. Low-power High-speed Current Comparator Design ［J］. Electronics Letters, 2008, 44(3): 171-172.
［12］ Kushwah C B, Soni D, Gamad R S. New Design of CMOS Current Comparator ［C］//Second International Conference on Emerging Trends in Engineering and Technology (ICETET). Piscataway: IEEE, 2009: 125-129.
［13］蔡黎彬, 王卫东. 一种新型高速电流比较器的研究与设计［J］. 电子科技, 2010, 23(4): 36-37.
Cai Libin, Wang Weidong. Research into and Design of a Novel High Speed and High Accuracy Current Comparator ［J］. Electronic Science and Technology, 2010, 23(4): 36-37.
［14］ Allen P E, Holberg D R. CMOS模拟集成电路设计［M］. 第2版. 北京：电子工业出版社, 2002.

[1]	陶李,田彤. 一种Si CMOS的Ka波段毫米波功率放大器[J]. 西安电子科技大学学报, 2021, 48(2): 190-196.
[2]	徐冬冬;张宇;聂婷;张星祥;任建岳. 小型CMOS相机系统设计及其硬件实现[J]. 西安电子科技大学学报, 2016, 43(4): 117-122.
[3]	夏璞;刘学斌;闫鹏. 偏振透雾成像系统的设计与实验分析[J]. 西安电子科技大学学报, 2016, 43(2): 95-101.
[4]	唐伟童;汪鹏君;王谦. 一种CNFET的多位三值比较器设计[J]. J4, 2016, 43(1): 139-143+156.
[5]	董嗣万;朱樟明;刘敏杰;杨银堂. 用于8位80MS/s模数转换器的增益数模单元电路[J]. J4, 2016, 43(1): 162-166+172.
[6]	王静敏;杨正;杨银堂. 一种用于振动能量获取的接口电路[J]. J4, 2015, 42(6): 118-123.
[7]	张岩龙;庄奕琪;李振荣;任小娇;齐增卫;杜永乾;李红云 . 一种5～20GHz低插损低相位误差的CMOS衰减器 [J]. J4, 2015, 42(2): 89-94+145.
[8]	景鑫;庄奕琪;汤华莲;张丽;杜永乾. 一种新型双通道MOS开关栅压自举电路[J]. J4, 2014, 41(3): 138-144.
[9]	刘马良;朱樟明;郭旭龙;杨银堂. 一种4路内插CORDIC的14位吉赫兹DDS IP核[J]. J4, 2013, 40(6): 62-66.
[10]	赵磊;杨银堂;朱樟明;刘帘曦. 一种高性能BiCMOS差分参考电压源[J]. J4, 2012, 39(4): 11-16.
[11]	袁冰1;2;来新泉2;贾新章1;叶强2;王红义2. 片内频率补偿实现电流模DC-DC高稳定性[J]. J4, 2008, 35(4): 685-690.
[12]	王辉1;王松林1;来新泉2;代国定2;郭宝龙1. 宽输入快速启动的高精度电压基准电路设计 [J]. J4, 2008, 35(2): 272-276.
[13]	杨银堂;任乐宁;付俊兴. 基于准浮栅技术的超低压运算放大器[J]. J4, 2005, 32(4): 501-503.
[14]	朱樟明;杨银堂. 基于衬底驱动技术的亚1V与温度成正比基准源[J]. J4, 2005, 32(3): 367-369.
[15]	王平;杨银堂;王旭. 碳化硅CMOS倒相器温度特性[J]. J4, 2005, 32(3): 396-399.

一种高性能CMOS电流模Winner-take-all电路

High-performance CMOS current-mode Winner-take-all circuit

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

Metrics

本文评价

推荐阅读 0