一种新型双通道MOS开关栅压自举电路

doi:10.3969/j.issn.1001-2400.2014.03.020

J4 ›› 2014, Vol. 41 ›› Issue (3): 138-144.doi: 10.3969/j.issn.1001-2400.2014.03.020

一种新型双通道MOS开关栅压自举电路

景鑫;庄奕琪;汤华莲;张丽;杜永乾

(西安电子科技大学宽禁带半导体材料与器件教育部重点实验室，陕西西安 710071)

收稿日期:2013-08-15 出版日期:2014-06-20 发布日期:2014-07-10
通讯作者: 景鑫
作者简介:景鑫(1977-)，男，西安电子科技大学博士研究生，E-mail：jingxin_xd135@126.com．
基金资助:
国家重大科技专项资助项目(2012ZX03001018-001)；中央高校基本科研业务费专项资金资助项目(K50511250006)

Novel dual-channel MOS bootstrapped switch circuit

JING Xin;ZHUANG Yiqi;TANG Hualian;ZHANG LI;DU Yongqian

(Ministry of Education Key Lab. of Wide Band-Gap Semiconductor Materials and Devices, Xidian Univ., Xi'an 710071， China)

Received:2013-08-15 Online:2014-06-20 Published:2014-07-10
Contact: JING Xin

摘要/Abstract

摘要：

设计了一种新的低压、高速、高线性度的双通道MOS开关栅压自举电路，该电路采用同时自举NMOS和PMOS的并行结构，不但降低了MOS开关的导通电阻值，同时在输入信号的全摆幅范围内实现了常数的导通电阻；考虑了器件可靠性要求且与标准的CMOS工艺技术兼容．采用0.13μm CMOS工艺和1.2V工作电压的仿真实验表明，提出开关的导通电阻在全摆幅输入信号范围内的变化量小于4.3%；在采样频率为100MHz，输入峰峰值为1V，输入频率为100MHz时，提出开关的总谐波失真达到-88.33dB，较之传统的NMOS自举开关以及标准的CMOS传输门开关，分别提高了约-14.8dB和-29dB．设计的开关可应用于低压、高速高精度的开关电容电路中．

关键词: 自举电路, 线性CMOS开关, 常数导通电阻, 电荷泵, 开关电容电路, 低电压

Abstract:

A novel low-voltage, high-speed and high-linear dual-channel MOS bootstrapped switch is proposed. This proposed switch utilizes the bootstrapping technique of both NMOS and PMOS simultaneously, thus resulting in small-variation low-value on-resistance over the entire input signal range. The switch considers reliability constrains and is suitable for standard CMOS technology. Based on the 0.13μm CMOS technology and 1.2V power supply, simulation results show that the switch achieves an on-resistance variation less than 4.3% throughout the full range (V_pp=1V) of the input signal range. For a 100MHz input with 1V (V_pp) amplitude, the switch has a total harmonic distortion (THD) up to -88.33dB at the 100MHz sampling frequency, about -14.8dB and -29dB increase, compared with the conventional bootstrapped NMOS switch and the standard CMOS transmission gate, respectively. The circuit could be applied to the low-voltage and high speed-resolution switched-capacitor circuits.

Key words: bootstrap circuit, CMOS switch linearization, constant on-resistance, charge pump, switched-capacitor circuits, low voltage

中图分类号:

TN432

景鑫;庄奕琪;汤华莲;张丽;杜永乾. 一种新型双通道MOS开关栅压自举电路[J]. J4, 2014, 41(3): 138-144.

JING Xin;ZHUANG Yiqi;TANG Hualian;ZHANG LI;DU Yongqian. Novel dual-channel MOS bootstrapped switch circuit[J]. J4, 2014, 41(3): 138-144.

参考文献

［1］ Shu Guanghua, Guo Yao, Ren Junyan, et al. A Power-efficient 10-bit 40-MS/s Sub-sampling Pipelined CMOS Analog-to-digital Converter［J］. Analog Integrated Circuits Signal Processing, 2011, 67(1): 95-102.
［2］ Lee T S, Lu C C. A 250MHz 11bit 22mW CMOS Low-hold-pedestal Fully Differential Sample-and-hold Circuit［J］. Analog Integrated Circuits Signal Processing, 2009, 58(2): 105-113.
［3］ Sasidhar N, Kook Y, Takeuchi S, et al. A Low Power Pipelined ADC Using Capacitor and Opamp Sharing Technique with a Scheme to Cancel the Effect of Signal Dependent Kickback［J］. IEEE Journal of Solid-State Circuits, 2009, 44(9): 2392-2401.
［4］ Li Jian, Zeng Xiaoyang, Xie Lei, et al. A 1.8-V 22-mW 10-bit 30-MS/s Pipelined CMOS ADC for Low-Power Sub-sampling Applications ［J］. IEEE Journal of Solid-State Circuits, 2008, 43(2): 321-329.
［5］ Abo A M, Gray P R. A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter［J］. IEEE Journal of Solid-State Circuits, 1999, 34(5): 599-606.
［6］ Dessouky M, Kaiser A. Very Low-Voltage Digital-Audio Δ∑ Modulator with 88-dB Dynamic Range Using Local Switch Bootstrapping［J］. IEEE Journal of Solid-State Circuits, 2001, 36(3): 349-355.
［7］ Aksin D, AI-Shyoukh M, Maloberti F. Switch Bootstrapping for Precise Sampling Beyond SupplyVoltage［J］. IEEE Journal of Solid-State Circuits, 2006, 41(8): 1938-1943.
［8］ Galhardo A, Goes J, Paulino N. Design of Improved Rail-to-rail Low-distortion and Low-stress Switches in Advanced CMOS Technologies［J］. Analog Integrated Circuits Signal Processing, 2010, 64(1): 13-22.
［9］ Waltari M. Circuit Techniques for Low Voltage and High Speed A/D Converters［D］. Finland: Helsinki University of Technology, 2002.
［10］ Fayomi C J B, Roberts G W, Sawan M. Low-voltage CMOS Analog Bootstrapped Switch for Sample-and-hold Circuit: Design and Chip Characterization［C］//IEEE International Symposium on Circuits and Systems. Piscataway: IEEE, 2005: 220-2203.
［11］ Wang L, Yin W J, Xu J, et al. Dual-channel Bootstrapped Switch for High-speed High-resolution Sampling［J］. Electronics Letters, 2006, 42(22): 1275-1276.
［12］ Adeniran O A, Demosthenous A. Constant-Resistance CMOS Input Sampling Switch for GSM/WCDMA High Dynamic Range Δ∑ Modulators［J］. IEEE Transactions on Circuits and Systems I: Regular Papers, 2008, 55(10): 3234-3245.

[1]	梁亮;朱樟明;杨银堂. 应用于低压锁相环的高性能可编程电荷泵[J]. 西安电子科技大学学报, 2016, 43(2): 186-192.
[2]	刘鸿雁1;栾孝丰1;刘传军2. 低噪声高速全差分BiCMOS电荷泵锁相环设计[J]. J4, 2009, 36(3): 557-562.
[3]	朱志炜;郝跃;张进城. 等离子体边缘损伤的横向分布测量[J]. J4, 2002, 29(1): 92-96.

一种新型双通道MOS开关栅压自举电路

Novel dual-channel MOS bootstrapped switch circuit

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 3

Metrics

本文评价

推荐阅读 0