［1］ Voldman S. ESD: Circuits and Devices［M］. New York: Wiley, 2006.
［2］ Liou J J. Challenges of Designing Electrostatic Discharge (ESD) Protection in Modern and Emerging CMOS Technologies［C］//IEEE International Symposium on Next-generation Electronics. Piscataway: IEEE, 2013: 1-3.
［3］ Ker M D. Whole-chip ESD Protection Design with Efficient V_DD-to-V_SS ESD Clamp Circuits for Submicron CMOS VLSI［J］. IEEE Transactions on Electron Devices, 1999, 46(1): 173-183.
［4］ Ker M D, Hsu K C. Overview of On-chip Electrostatic Discharge Protection Design with SCR-based Devices in CMOS Integrated Circuits［J］. IEEE Transactions on Device and Materials Reliability, 2005, 5(2): 235-249.
［5］ Ker M D, Yeh C T. On the Design of Power-rail ESD Clamp Circuits with Gate Leakage Consideration in Nanoscale CMOS Technology［J］. IEEE Transactions on Device and Materials Reliability, 2015, 14(1): 536-544.
［6］ Lee W C, Hu C. Modeling CMOS Tunneling Currents through Ultrathin Gate Oxide Due to Conduction-and Valence-band Electron and Hole Tunneling［J］. IEEE Transactions on Electron Devices, 2001, 48(7): 1366-1373.
［7］ Luisier M,  Schenk A. Two-dimensional Tunneling Effects on the Leakage Current of MOSFETs with Single Dielectric and High-k Gate Stacks［J］. IEEE Transactions on Electron Devices, 2008, 55(6): 1494-1501.
［8］ Yeh C T, Ker M D. Power-rail ESD Clamp Circuit with Ultralow Standby Leakage Current and High Area Efficiency in Nanometer CMOS Technology［J］. IEEE Transactions on Electron Devices, 2012, 59(10): 2626-2634.
［9］ Yeh C T, Ker M D. Resistor-less Design of Power-rail ESD Clamp Circuit in Nanoscale CMOS Technology［J］. IEEE Transactions on Electron Devices, 2012, 59(12): 3456-3463.
［10］ Yeh C T, Ker M D. High Area-efficient ESD Clamp Circuit with Equivalent RC-based Detection Mechanism in a 65-nm CMOS Process［J］. IEEE Transactions on Electron Devices, 2013, 60(3): 1011-1018.
［11］ Altolaguirre F A, Ker M D. Ultra-low-leakage Power-rail ESD Clamp Circuit in a 65-nm CMOS Technology［C］//IEEE International Conference Integrated Circuit Design and Technology. Piscataway: IEEE, 2013: 1-4.
［12］ Yeh C T, Ker M D. New Design of 2×V_DD-tolerant Power-rail ESD Clamp Circuit for Mixed-voltage I/O Buffers in 65-nm CMOS Technology［J］. IEEE Transactions on Circuit and System II: Express Brief,  2012, 59(3):178-182.
［13］ Liu Hongxia, Yang Zhaonian, Zhuo Qingqing. Two ESD Detection Circuits for 3×V_DD Tolerant I/O Buffer in Low-voltage CMOS Processes with Low Leakage Currents［J］. IEEE Transactions on Device and Materials Reliability, 2013, 13(1): 319-321.
［14］ 杨兆年, 刘红侠, 朱嘉. 90nm CMOS工艺下3×V_DD容限静电检测电路［J］. 西安电子科技大学学报, 2015, 42(1): 56-61.
Yang Zhaonian, Liu Hongxia, Zhu Jia. 3×V_DD-tolerant ESD Detection Circuit in a 90nm CMOS Process［J］. Journal of Xidian University, 2015, 42(1): 56-61.
［15］ Altolaguirre F A, Ker M D. Power-rail ESD Clamp Circuit with Diode-string ESD Detection to Overcome the Gate Leakage Current in a 40-nm CMOS Process［J］. IEEE Transactions on Electron Devices, 2013, 60(10): 3500-3507.
［16］ Cao Y,  Glaser U. Novel Active ESD Clamps for High-voltage Applications［J］. IEEE Transactions on Device and Materials Reliability, 2013, 13(2): 388-397.