［1］ 杨银堂, 李迪, 石立春, 等. 一种用于14位128MS/s ΣADC的数字抽取滤波器设计 ［J］. 西安电子科技大学学报, 2010, 37(2): 315-319.
Yang Yintang, Li Di, Shi Lichun, et al. Decimation Filter Design for 14-bit 128MS/s Sigma-delta ADC ［J］. Journal of Xidian University, 2010, 37(2): 315-319.
［2］ 佟星元, 杨银堂, 朱樟明, 等. 逐次逼近ADC无源器件的匹配性与高层次模型 ［J］.西安电子科技大学学报, 2011, 38(6): 123-129.
Tong Xingyuan, Yang Yintang, Zhu Zhangming, et al. Mismatch Analysis and High-level Modeling of Passive Components in Successive Approximation A/D Converters ［J］. Journal of Xidian University, 2011, 38(6): 123-129.
［3］ 佟星元, 陈杉, 蔡乃琼, 等. 一种R-C-R组合式12位逐次逼近A/D转换器 ［J］. 西安电子科技大学学报, 2010, 37(5): 904-910.
Tong Xingyuan, Chen Shan, Cai Naiqiong, et al. 12-bit SAR A/D Converter with an R-C-R Hybrid Architecture ［J］. Journal of Xidian University, 2010, 37(5): 904-910.
［4］ Lee H S, Hodges D A, Gray P R. A Self-calibrating 15 bit CMOS A/D Converter ［J］. IEEE Journal of Solid-state Circuits, 1984, 19(6): 813-819.
［5］ Chang A H, Lee H S, Boning D. A 12b 50MS/s 21 mW SAR ADC with Redundancy and Digital Background Calibration ［C］//Proceedings of the 39th European Solid-State Circuit Conference. Piscataway: IEEE, 2013: 109-112.
［6］ Liu W, Huang P, Chiu Y. A 12-bit, 45-MS/s, 3-mW Redundant Successive-approximation-register Analog-to-digital Converter with Digital Calibration ［J］. IEEE Journal of Solid-state Circuits, 2011, 46(11): 2661-2672.
［7］ McNeill J, Chan K Y, Coln M C W, et al. All-digital Background Calibration of a Successive Approximation ADC Using the “Split ADC” Architecture ［J］. IEEE Transactions on Circuits and Systems: Regular Papers, 2011, 58(10): 2355-2365.
［8］ Xu R, Liu B, Yuan J. Digitally Calibrated 768-kS/s 10-b Minimum-size SAR ADC Array with Dithering ［J］. IEEE Journal of Solid-state Circuits, 2012, 47(9): 1-11.
［9］ Um J Y, Kim Y J, Song E W, et al. A Digital-domain Calibration of Split-capacitor DAC for a Differential SAR ADC without Additional Analog Circuits ［J］. IEEE Transactions on Circuits and Systems: Regular Papers, 2013, 60(11): 2845-2856.
［10］ Wang G, Kacani F, Chiu Y. IRD Digital Background Calibration of SAR ADC with Coarse Reference ADC Acceleration ［J］. IEEE Transactions on Circuits and Systems: Express Briefs, 2014, 60(1):11-15.
［11］ Osipov D, Bocharov Y. Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design ［C］//Proceedings of the 8th Conference on Philosophiae Doctor Research in Microelectronics and Electronics. Piscataway: IEEE, 2012: 1-4.
［12］ Chen Y. Split Capacitor DAC Mismatch Calibration in Successive Approximation ADC ［J］. IEICE Transactions on Electronics, 2010, 93(3): 295-302.
［13］ Saberi M, Lotfi R, Mafinezhad K, et al. Analysis of Power Consumption and Linearity in Capacitor Digital-to-analog Converters Used in Successive Approximation ADCs ［J］. IEEE Transactions on Circuits and Systems: Regular Papers, 2011, 58(8): 1736-1748.
［14］Cao T V, Aunet S, Ytterdal T. A 9-bit 50MS/s Asynchronous SAR ADC in 28nm CMOS ［C］//2012 NORCHIP Conference. Washington: IEEE Computer Society, 2012: 6403105.
［15］ Mueller J H, Strache S, Busch L, et al. A Calibratable Capacitance Array Based Approach for High Resolution CR SAR ADCs ［C］//Proceedings of the 19th International Conference on Mixed Design of Integrated Circuits and Systems. Piscataway: IEEE, 2012: 183-188.
［16］ Li Z, Lu Y X, Mo T T. Calibration for Split Capacitor DAC in SAR ADC ［C］//Proceedings of the 10th International Conference on ASIC. Washington: IEEE, 2013: 1-4.
［17］ Sun L, Dai Q Y, Qiao G S. Analysis on Capacitor Mismatch and Parasitic Capacitors Effect of Improved Segmented-capacitor Array in SAR ADC ［C］//Proceedings of the 3rd International Symposium on Intelligent Information Technology Application. Piscataway: IEEE Computer Society, 2009: 280-283.