沟道尺寸对深亚微米GGNMOS保护器件特性的影响

doi:10.3969/j.issn.1001-2400.2015.06.020

J4 ›› 2015, Vol. 42 ›› Issue (6): 113-117.doi: 10.3969/j.issn.1001-2400.2015.06.020

沟道尺寸对深亚微米GGNMOS保护器件特性的影响

吴晓鹏;杨银堂;刘海霞;董刚

(西安电子科技大学宽禁带半导体材料与器件教育部重点实验室，陕西西安 710071)

收稿日期:2014-12-31 出版日期:2015-12-20 发布日期:2016-01-25
作者简介:吴晓鹏(1979-)，女，西安电子科技大学博士研究生，E-mail: xpwu@mail.xidian.edu.cn．
基金资助:
陕西省科技统筹创新工程计划资助项目(2011KTCQ01-19)；中央高校基本科研业务费专项资金资助项目(K5051325011)

Research on the influence of the channel dimension on the characteristics of the gate grounded NMOS protection device

WU Xiaopeng;YANG Yintang;LIU Haixia;DONG Gang

(Ministry of Education Key Lab. of Wide Band-Gap Semiconductor Materials and Devices, Xidian Univ., Xi'an 710071, China)

Received:2014-12-31 Online:2015-12-20 Published:2016-01-25

摘要/Abstract

摘要：

基于测试结果，研究了不同沟道宽度、沟道长度对深亚微米单叉指栅接地N型金属氧化物半导体静电放电保护器件性能的影响机制，并得出保护器件沟道尺寸的优化准则．基于SMIC 018μm CMOS工艺进行流片及传输线脉冲测试，得到了不同版图参数条件下保护器件的I-V特性．基于失效电流水平变化趋势以及器件仿真结果，分析了相关物理机制．研究结果表明，沟道宽度的选取必须结合器件的导通均匀性情况，同时沟道长度值则通过改变器件沟道下方的热分布影响保护器件的鲁棒性．利用实验方法分析了沟道尺寸对单叉指栅接地N型金属氧化物半导体保护器件性能影响的物理机制，对深亚微米保护器件的版图设计提供了优化指导．

关键词: 沟道宽度, 沟道长度, 静电放电, 栅接地N型金属氧化物半导体

Abstract:

The effect of the channel width and channel length on the single finger GGNMOS ESD protection device based on the deep sub-micron technology is researched, which gives the insight into the selection of the optimum value for the channel. The I-V characteristic of the protection device with various layout parameters results from the tapeout based on the SMIC 018μm CMOS process and the TLP test. The physics mechnism is detailed based on the variation tendency of the failure current level and the device simulation. The results show that the selection of the channel width should consider the on-off uniformity and that the channel length affects the robustness of the protection device by changing the heat distribution under the channel. This paper analyzes the physical mechnism of the effcts of the channel dimension on the single finger GGNMOS protection device and gives the guidauce for the optimum layout design of the deep sub-micron ESD protection devices.

Key words: channel width, channel length, electrostatic discharge, gate grounded negative channel metal oxide semiconductor

吴晓鹏;杨银堂;刘海霞;董刚. 沟道尺寸对深亚微米GGNMOS保护器件特性的影响[J]. J4, 2015, 42(6): 113-117.

WU Xiaopeng;YANG Yintang;LIU Haixia;DONG Gang. Research on the influence of the channel dimension on the characteristics of the gate grounded NMOS protection device[J]. J4, 2015, 42(6): 113-117.

参考文献

［1］ Liou J J. Challenges of Electrostatic Discharge (ESD) Protection in sIlicon Nanowire Technology［C］//Proceedings of the 18th International Conference on Microelectronics. Piscataway: IEEE Computer Society, 2012: 11-13.
［2］王源, 贾嵩, 孙磊, 等. 栅耦合型静电泄放保护结构设计［J］. 物理学报, 2007, 56(12): 7242-7247.
Wang Yuan, Jia Song, Sun Lei, et al. Design of a Gate-coupled Electrostatic Discharge Protection Structure［J］. Acta Physica Sinica, 2007, 56(12): 7242-7247.
［3］ Jiang Y X, Li J, Ran F, et al. Influence of Layout Parameters on Snapback Characteristic for a Gate-grounded NMOS Device in 013μm Silicide CMOS Technology［J］. Chinese Journal of Semiconductors, 2009, 30(08): 82-89.
［4］刘红侠, 刘青山. 018μm CMOS工艺下的新型ESD保护电路设计［J］. 西安电子科技大学学报, 2009, 36(5): 867-870.
Liu Hongxia, Liu Qingshan. Analysis and Design of Novel ESD Protection Circuit in 018μm CMOS Process［J］. Journal of Xidian University, 2009, 36(5): 867-870.
［5］ Linten D, Vassilev V, Thijs S, et al. Anti-series GGNMOS ESD Clamp for Space Application IC's［C］//Electrical Overstress/Electrostatic Discharge Symposium Proceedings. New York: ESD Association, 2014: 1-7.
［6］ Abou-Khalil M J, Gauthier Jr R J, Lee T C, et al. Bi-directional Back-to-back Stacked SCR for High-voltage PIN ESD Protection, Methods of Manufacture and Design Structures: US, 8503140B2［P/OL］. ［2013-06-08］. http://www.freepatentsonline.com/8503140.html.
［7］ Xie H L, Zhang R Y, Wang A, et al. Real 3D Electro-thermal Simulation and Analysis for ESD Protection Structures［C］//Proceedings of the IEEE International Caracas Conference on Devices, Circuits and Systems. Piscataway: IEEE, 2004: 61-64.
［8］朱志炜, 郝跃, 方建平, 等. 静电放电应力下深亚微米栅接地NMOSFET源端热击穿机理［J］. 西安电子科技大学学报, 2006, 33(6): 911-916.
Zhu Zhiwei, Hao Yue, Fang Jianping, et al. Investigation of the Source Soide Thermal Breakdown Mechanism in the Deep Submicron Technology GGNMOSFET under ESD Conditions［J］. Journal of Xidian University, 2006, 33(6): 911-916.
［9］张冰, 柴常春, 杨银堂. 源、漏到栅距离对次亚微米GGNMOS ESD保护电路鲁棒性的影响［J］. 物理学报, 2010, 59(11): 8063-8070.
Zhang Bing, Chai Changchun, Yang Yintang. Effect of Distances from Source or Drain to the Gate on the Robustness of Sub-micron GGNMOS ESD Protection Circuit［J］. Acta Physica Sinica, 2010, 59(11): 8063-8070.
［10］吴晓鹏, 杨银堂, 高海霞, 等. 基于深亚微米工艺的栅接地NMOS静电放电保护器件保护器件衬底电阻模型研究［J］. 物理学报, 2013, 62(4): 47203.
Wu Xiaopeng, Yang Yintang, Gao Haixia, et al. A Compact Model of Substrate Resistance for Deep Sub-micron Gate Grounded NMOS Electrostatic Discharge Protection Device［J］. Acta Physica Sinica, 2013, 62(4): 47203.
［11］ Lee J H, Wu K M, Huang S C, et al. The Dynamic Current Distribution of a Multi-fingered GGNMOS under High Current Stress and HBMESD Events［C］//Proceedings of IEEE International Reliability Physics Symposium. Piscataway: IEEE, 2006: 629-630.
［12］ Meng K H, Rosenbaum E. Layout-aware, Distributed, Compact Model for Multi-finger MOSFETs Operating under ESD Conditions［C］//Electrical Overstress/Electrostatic Discharge Symposium Proceedings. New York: ESD Association, 2013: 6635912.
［13］ Duvvury C, Ramaswamy S, Amerasekera A, et al. Substrate Pump NMOS for ESD Protection Applications［C］//Electrical Overstress/Electrostatic Discharge Symposium Proceedings. New York: ESD Association, 2000: 7-17.
［14］ Johnsson D, Pogany D, Willemen J, et al. Avalanche Breakdown Delay in ESD Protection Diodes［J］. IEEE Transactions on Electron Devices, 2010, 57(10): 2470-2476.
［15］ Oh K H, Duvvury C, Salling C, et al. Non-uniform Bipolar Conduction In Single Finger NMOS Transistors and Implications for Deep Submicron ESD Design［C］//Annual Proceedings of Reliability Physics Symposium. Piscataway: IEEE, 2001: 226-234.
［16］ Sze S M, Ng K K. Physics of Semiconductor Devices［M］. New York: Wiley, 2006: 62.
［17］ Amerasekera E A, Duvvury C, Anderson W, et al. ESD in Silicon Integrated Circuits［M］. New York: Wiley, 2002: 328.

[1]	刘湖云, 梁海莲, 顾晓峰, 马艺珂, 王鑫. ESD应力下改进型SCR器件设计与漏电特性优化[J]. 西安电子科技大学学报, 2018, 45(6): 118-122.
[2]	陈迪平;董刚. 3.3V CMOS工艺下5V电源轨的ESD箝位电路[J]. 西安电子科技大学学报, 2018, 45(5): 96-101.
[3]	杨兆年;刘红侠;朱嘉;费晨曦. 90nm CMOS工艺下电压触发的ESD检测电路[J]. J4, 2015, 42(3): 54-60.
[4]	吴晓鹏;杨银堂;董刚;高海霞. 漏极接触孔到栅间距对GGNMOS保护器件的影响[J]. J4, 2014, 41(4): 26-30.
[5]	刘红侠;刘青山. 0.18μm CMOS工艺下的新型ESD保护电路设计[J]. J4, 2009, 36(5): 867-870+926.
[6]	朱志炜;郝跃;方建平;刘红侠. 静电放电应力下深亚微米栅接地NMOSFET源端热击穿机理 [J]. J4, 2006, 33(6): 911-916.
[7]	杜鸣;郝跃. CMOS工艺中栅耦合ESD保护电路[J]. J4, 2006, 33(4): 547-549.

沟道尺寸对深亚微米GGNMOS保护器件特性的影响

Research on the influence of the channel dimension on the characteristics of the gate grounded NMOS protection device

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 7

Metrics

本文评价

推荐阅读 0