用于16bit 100MS/s ADC的高精度参考电压产生电路

doi:10.3969/j.issn.1001-2400.2017.03.022

西安电子科技大学学报

用于16bit 100MS/s ADC的高精度参考电压产生电路

陈珍海1,2;于宗光1,3;李现坤1;魏敬和1;黄嵩人3;苏小波1,3

(1. 中国电子科技集团第五十八研究所，江苏无锡 214035;
2. 黄山学院信息工程学院，安徽黄山 245041;
3. 西安电子科技大学微电子学院，陕西西安 710071)

收稿日期:2016-04-21 出版日期:2017-06-20 发布日期:2017-07-17
作者简介:陈珍海(1982-)，男，博士，E-mail: diaoyuds@126.com
基金资助:
国家自然科学基金资助项目(61474092)；安徽高校自然科学研究重点资助项目(KJ2017A396)

High precision voltage reference generator for 16-bit 100MS/s ADC

CHEN Zhenhai1,2;YU Zongguang1,3;LI Xiankun1;WEI Jinghe1;HUANG Songren3;SU Xiaobo1,3

(1. No.58 Research Institute, China Electronic Technology Group Corporation, Wuxi 214035, China;
2. School of Information Engineering, Huangshan Univ., Huangshan 245041, China;
3. School of Microelectronics, Xidian Univ., Xi'an 710071, China)

Received:2016-04-21 Online:2017-06-20 Published:2017-07-17

摘要/Abstract

摘要：

设计了一种应用于16bit 100MS/s流水线模数转换器的输出可调参考电压产生电路．通过采用电流求和以及浮动电流源控制技术，设计了一种快速响应、高精度、输出电压可调的参考电压缓冲器．该缓冲器通过采用推挽输出和复制电路结构，在进一步提高输出参考电压的电源抑制比的同时，减小了输出阻抗．16bit 100MS/s模数转换器电路采用0.18μm 1P6M 1.8VCMOS工艺实现，测试结果表明，参考电压产生电路模块的功耗为23mW，面积为1.3mm×2.0mm，在-55℃～125℃范围内的温度系数为16×10^-6℃^-1; 整体模数转换器电路在全速采样条件下对于10.1MHz的输入信号得到的信噪比为76.3dB，无杂散动态范围为89.2dB，功耗为300mW，面积为3.5mm×5.0mm．

关键词: 流水线模数转换器, 参考电压, 电压缓冲器, 高精度

Abstract:

An output adjustable voltage reference generator for the 16-bit 100MS/s pipelined ADC is presented. An adjustable output voltage, fast-setting, high precision reference voltage buffer is designed by using current summing and floating current control techniques. In order to further improve the PSRR and reduce the output impedance, the push pull output and replica circuit structure is introduced. The prototype 16-bit 100MS/s ADC is fabricated by 0.18μm 1.8V 1P6M CMOS technology.Test results show that the voltage reference generator consumes an area of 1.3mm×2.0mm, and the power consumption is 23mW. The average temperature coefficient of the output voltage is 16×10^-6℃^-1 in the range of -55℃ to 125℃. The 16-bit 100MS/s ADC achieves the SNR of 76.3dBFS and SFDR of 89.2dBc, with 10.1MHz input at the full sampling speed, and it consumes the power of 300mW and occupies an area of 3.5mm×5.0mm.

Key words: pipelined analog-to-digital converter, voltage reference, voltage buffer, high precision

陈珍海;于宗光;李现坤;魏敬和;黄嵩人;苏小波. 用于16bit 100MS/s ADC的高精度参考电压产生电路[J]. 西安电子科技大学学报, 2017, 44(3): 127-132+180.

CHEN Zhenhai;YU Zongguang;LI Xiankun;WEI Jinghe;HUANG Songren;SU Xiaobo. High precision voltage reference generator for 16-bit 100MS/s ADC[J]. Journal of Xidian University, 2017, 44(3): 127-132+180.

参考文献

［1］ ALI A M A, DINC H, BHORASKAR P, et al. A 14bit 1GS/s RF Sampling Pipelined ADC with Background Calibration ［J］. IEEE Journal of Solid-State Circuits, 2014, 49(12): 2857-2867.
［2］ MANAR E, LI X P, SHIGENOBU K, et al. 15.8 90dB-SFDR 14b 500MS/s BiCMOS Switched-current Pipelined ADC ［C］//2015 IEEE International on Solid-State Circuits Conference. Piscataway: IEEE, 2015: 286-287.
［3］ LI W T, LI F L, YANG C Y, et al. An 85mW 14-bit 150MS/s Pipelined ADC with a Merged First and Second MDAC［J］. China Communications, 2015,12(5): 14-22.
［4］ ALI A M A, DILLON C, SNEED R, et al. A 14-bit 125MS/s IF/RF Sampling Pipelined ADC with 100dB SFDR and 50 fs Jitter［J］. IEEE Journal of Solid-State Circuits, 2006, 41(8): 1846-1854.
［5］ ALI A M A, RIDGE O. High-performance Low-noise Reference Generators: US Patent, 7215182 B2 ［P］. 2005.
［6］ MOK W I, MAK P I, MARTINS R P. Modeling of Noise Sources in Reference Voltage Generator for Very-high-speed Pipelined ADC［C］//Symposium on Circuits and Systems. Piscataway: IEEE, 2004: 5-8.
［7］ YE F, CHENG L, LIN K H, et al. An 80-MS/s 14-bit Pipelined ADC Featuring 83dB SFDR ［J］. Analog Integrated Circuits and Signal Processing, 2010, 63(6): 503-508.
［8］ CHO Y J. An 8b 220MS/s 0.25μm CMOS Pipelined ADC with On-chip RC-filter Based Voltage References［J］. IEICE Transactions on Electronics, 2005, 88-c(4): 768-772.
［9］ CAI H, LI P. A CMOS Switch-capacitor 14-bit 100Msps Pipeline ADC with over 90dB SFDR ［J］. International Journal of Electronics, 2012, 100(1): 1-10.
［10］ GARCIA-GONZALEZ J M, GREITSCHUS N, DESEL T. A 94-mW, 100-MS/s, 12-bit Pipeline ADC for Multi-standard TV Demodulation Applications ［J］. Analog Integrated Circuits and Signal Processing, 2010, 62(2): 167-177.
［11］陈迪平, 吴旭, 黄嵩人, 等. 一种新型高精度低压CMOS带隙基准电压源［J］. 湖南大学学报:自然科学版, 2012, 39(8): 48-51.
CHEN Diping, WU Xu, HUANG Songren, et al. A New High Precision Low Voltage CMOS Bandgap Reference［J］. Journal of Hunan University: Natural Science, 2012, 39(8): 48-51.
［12］赵磊, 杨银堂, 朱樟明, 等. 一种高性能BiCMOS差分参考电压源［J］. 西安电子科技大学学报, 2012, 39(4): 11-16.
ZHAO Lei, YANG Yingtang, ZHU Zhangming, et al.High Performance BiCMOS Differential Reference Generator ［J］. Journal of Xidian University, 2012, 39(4): 11-16.
［13］朱瑜, 林楷辉, 叶凡, 等. 一种应用于高速高精度流水线ADC的差分参考电压源［J］. 复旦大学学报: 自然科学版, 2011, 50(4): 402-409.
ZHU Yu, LIN Kaihui, YE Fan, et al. High Performance BiCMOS Differential Reference Generator ［J］. Journal of Fudan University: Natural Science, 2011, 50(4): 402-409.
［14］ CAI H, CAI N Y. A Low-power, Fast-settling Reference Circuit for High-speed High-resolution ADC ［J］. International Journal of Electronics, 2014, 101(4): 492-499.

[1]	蒋莹,冯明月,徐起,何翼. 高精度宽带欠定信号快速DOA估计方法[J]. 西安电子科技大学学报, 2020, 47(2): 91-97.
[2]	陈珍海, 魏敬和, 于宗光, 苏小波, 薛颜, 张鸿. 高精度电荷域ADC共模电荷误差前台校准电路[J]. 西安电子科技大学学报, 2018, 45(6): 137-143+149.
[3]	储辰辰;蔡恒;乔晓军;叶俊杰. 多尺度方法预测复合材料层板裂纹扩展[J]. 西安电子科技大学学报, 2018, 45(3): 45-51.
[4]	陈珍海;魏敬和;苏小波;邹家轩;张鸿;于宗光. 低功耗时间交织12位500MS/s电荷域ADC[J]. 西安电子科技大学学报, 2017, 44(6): 109-115+137.
[5]	黄嵩人;陈珍海;张鸿;李雪;钱宏文;于宗光. 用于电荷域流水线ADC的1.5位子级电路[J]. 西安电子科技大学学报, 2016, 43(6): 170-175.
[6]	董嗣万;朱樟明;刘敏杰;杨银堂. 用于8位80MS/s模数转换器的增益数模单元电路[J]. J4, 2016, 43(1): 162-166+172.
[7]	曹超;马瑞;朱樟明;梁宇华;叶谦. 高精度SAR ADC非理想因素分析及校准方法[J]. J4, 2015, 42(6): 61-65+87.
[8]	赵磊;杨银堂;朱樟明;刘帘曦. 一种高性能BiCMOS差分参考电压源[J]. J4, 2012, 39(4): 11-16.
[9]	来新泉;郝琦;袁冰;陈雷;叶强. 一种二阶曲率补偿的高精度带隙基准电压源[J]. J4, 2010, 37(5): 911-915+933.

用于16bit 100MS/s ADC的高精度参考电压产生电路

High precision voltage reference generator for 16-bit 100MS/s ADC

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 9

Metrics

本文评价

推荐阅读 10