一种能改善DDS输出精度的技术

doi:10.3969/j.issn.1001-2400.2018.03.011

西安电子科技大学学报

一种能改善DDS输出精度的技术

屈八一1;米婕1;陈瑞洁1;董绍峰2;陈晓龙2;周渭2

(1. 长安大学信息工程学院，陕西西安 710064；
2. 西安电子科技大学机电工程学院，陕西西安 710071)

收稿日期:2017-06-04 出版日期:2018-06-20 发布日期:2018-07-18
作者简介:屈八一(1981-)，男，副教授，E-mail：404182049@qq.com
基金资助:
长安大学大学生创新创业训练计划资助项目(201710710051)；中央高校基本科研业务费资助项目(301824171002 )；中国博士后基金资助项目(2013M530411)；国家自然科学基金资助项目(11403017, 61471282, 61640601)

Technology of the improvement on the output accuracy of DDS

QU Bayi1;MI Jie1;CHEN Ruijie1;DONG Shaofeng2;CHEN Xiaolong2;ZHOU Wei2

(1. School of information and Engineering, Chang'an Univ., Xi'an 710064, China;
2. School of Mechano-electronic Engineering, Xidian Univ., Xi'an 710071, China)

Received:2017-06-04 Online:2018-06-20 Published:2018-07-18

摘要/Abstract

摘要：

为改善直接数字式频率合成技术中存在对频率控制字取整造成的实际输出频率和拟产生频率有微小差异的问题．文中对直接数字式频率合成器中的相位累加过程进行了控制，实现了一种可输出精确频率的直接数字式频率合成技术．利用实际输出频率和理论频率之间的相位差变化特性优化设计控制过程．实验结果表明该技术方案有效，能将直接数字式频率合成技术中尾数频率的影响减小至1/10⁴，而控制过程对输出信号的相位噪声和频率稳定度等指标几乎无影响．

关键词: 直接数字式频率合成, 频率精度, 频率合成器, 小数频率控制字

Abstract:

In today's widely used direct digital frequency synthesis technology, there is a slight difference between the actual output frequency and the frequency to be generated due to the rounding of the frequency control word. In this paper, the phase accumulation process in the direct digital frequency synthesizer is controlled to basically realize a direct digital frequency synthesis technique without the mantissa frequency. The design and control process is optimized by the phase difference variation characteristics between the actual output frequency and the theoretical frequency. Experimental results show that the technical scheme can effectively reduce the influence of the mantissa frequency in the direct digital frequency synthesis technology by nearly ten thousand times, and the control process has a little effect on the phase noise, frequency stability, and other indicators of the output signal.

Key words: direct digital frequency synthesis, frequency accuracy, frequency synthesizers, fractional frequency control word

屈八一;米婕;陈瑞洁;董绍峰;陈晓龙;周渭. 一种能改善DDS输出精度的技术[J]. 西安电子科技大学学报, 2018, 45(3): 58-62.

QU Bayi;MI Jie;CHEN Ruijie;DONG Shaofeng;CHEN Xiaolong;ZHOU Wei. Technology of the improvement on the output accuracy of DDS[J]. Journal of Xidian University, 2018, 45(3): 58-62.

参考文献

［1］ ZHAO Z Y, LI X Y, CHANG W G. LFM-CW Signal Generator Based on Hybrid DDS-PLL Structure［J］. Electronics Letters, 2013, 49(6): 381-382.
［2］ ZHOU Z H, LA RUE G S. A 12-bit Nonlinear DAC for Direct Digital Frequency Synthesis［J］. IEEE Transactions on Circuits and Systems Ⅰ: Regular Papers, 2008, 55(9): 2459-2468.
［3］ AVITABILE G, CANNONE F, VANIA A. Phase Shifter Based on DDS-driven Offset-PLL［J］. Electronics Letters, 2006, 42(25): 1438-1439.
［4］ GHOSH M, CHIMAKURTHY L S J, DAI F F, et al. A Novel DDS Architecture Using Nonlinear ROM Addressing with Improved Compression Ratio and Quantization Noise［C］//Proceedings of the 2004 IEEE International Symposium on Circuits and Systems. Piscataway: IEEE, 2004: II705-II708.
［5］刘马良, 朱樟明, 郭旭龙, 等. 一种4路内插CORDIC的14位吉赫兹DDS IP核［J］. 西安电子科技大学学报，2013, 40(6): 62-66.
LIU Maliang, ZHU Zhangming, GUO Xulong, et al. 4 Channel Interpolated 14bit High Speed CORDIC DDS IP Core［J］. Journal of Xidian University, 2013, 40(6): 62-66.
［6］张俊安, 李广军, 张瑞涛, 等. 单片直接数字频率合成器产品发展综述［J］. 微电子学, 2015, 45(5): 676-680.
ZHANG Jun'an, LI Guangjun, ZHANG Ruitao, et al. An Overview of Direct Digital Frequency Synthesizer IC［J］. Microelectronics, 2015, 45(5): 676-680.
［7］ de CARO D, STROLLO A G M. High Performance Direct Digital Frequency Synthesizers Using Piecewise Polynomial Approximation［J］. IEEE Transactions on Circuits and Systems I: Regular Papers, 2005, 52(2): 324-337.
［8］屈八一, 宋焕生, 周渭, 等. 一种新型不同频直接鉴相的锁相环［J］. 西安电子科技大学报, 2014, 41(2): 172-177.
QU Bayi, SONG Huansheng, ZHOU Wei, et al. Novel Phase Locked Loop with Direct Phase Detection for Two Frequency Different Signals［J］. Journal of Xidian University, 2014, 41(2): 172-177.
［9］ LANGLOIS J M P, AL-KHALILI D. Phase to Sinusoid Amplitude Conversion Techniques for Direct Digital Frequency Synthesis［J］. IEE Proceedings: Circuits, Devices and Systems, 2004, 151(6): 519-528.
［10］ GALLEANI L, TAVELLA P. Robust Detection of Fast and Slow Frequency Jumps of Atomic Clocks［J］. IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, 2017, 64(2): 475-485.
［11］ ZHAN L, LIU Y, YAO W, et al. Utilization of Chip-scale Atomic Clock for Synchrophasor Measurements［J］. IEEE Transactions on Power Delivery, 2016, 31(5): 2299-2300.
［12］白丽娜, 周渭, 都倩倩, 等. 一种新颖的铯原子钟频率信号处理的线路技术［J］. 西安电子科技大学学报, 2015, 42(2): 71-76.
BAI Lina, ZHOU Wei, DU Qianqian, et al. Novel Cesium Atomic Clock Frequency Signal Processing Circuit Technology［J］. Journal of Xidian University, 2015, 42(2): 71-76.

[1]	刘马良;朱樟明;郭旭龙;杨银堂. 一种4路内插CORDIC的14位吉赫兹DDS IP核[J]. J4, 2013, 40(6): 62-66.
[2]	白丽娜;周渭;赵桀;张清兰. 一种和DDS结合的高分辨率频率计设计[J]. J4, 2012, 39(4): 126-130+160.
[3]	谭永明;廖桂生;郑继禹. 锯齿形取样鉴相频率合成器的分岔与混沌[J]. J4, 2001, 28(4): 524-528.
[4]	王育红;张厥盛;樊昌信. 相位累加器溢出脉冲的频谱分析[J]. J4, 1996, 23(3): 0-0.
[5]	暂时无作者信息. 直接数字式频率合成器的谱质研究[J]. J4, 1996, 23(1): 0-0.

一种能改善DDS输出精度的技术

Technology of the improvement on the output accuracy of DDS

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 5

Metrics

本文评价

推荐阅读 10