应用于JPEG2000的高性能MQ编码器VLSI设计

doi:10.3969/j.issn.1001-2400.2018.03.014

西安电子科技大学学报

应用于JPEG2000的高性能MQ编码器VLSI设计

陈超伟1;梁煜1;张为1;包娜1;刘艳艳2

(1. 天津大学微电子学院，天津 300072；
2. 南开大学电子信息与光学工程学院，天津 300071)

收稿日期:2017-07-10 出版日期:2018-06-20 发布日期:2018-07-18
作者简介:陈超伟(1992-)，男，天津大学硕士研究生，E-mail：chenchaoweitju@tju.edu.cn
基金资助:
国家自然科学基金资助项目(61474080)

VLSI design of an efficient MQ encoder for JPEG2000

CHEN Chaowei1;LIANG Yu1;ZHANG Wei1;BAO Na1;LIU Yanyan2

(1. School of Microelectronics, Tianjin Univ., Tianjin 300072, China;
2. School of Electronic Information and Optical Engineering, Nankai Univ., Tianjin 300071, China)

Received:2017-07-10 Online:2018-06-20 Published:2018-07-18

摘要/Abstract

摘要：

目前，MQ编码器由于自身严格串行的工作特点，成为限制JPEG2000编码性能提升的一个关键瓶颈．文中提出了一种适用于JPEG2000图像压缩算法的高性能MQ编码器．该MQ编码器通过采用Index值预测等优化方法实现编码时间的缩短以及存储需求的降低．此外，文中还将提出的MQ编码器应用到Tier 1编码当中，并根据位平面编码器的输出特点，提出了一种接口设计来实现位平面编码器与MQ编码器的高效连接，从而实现单位时钟周期内Tier 1编码吞吐率最高3倍提升．经FPGA验证，文中提出的MQ编码器与目前的结构相比，在吞吐率方面可以取得至少10％的提升，存储需求也明显下降．

关键词: JPEG2000, Tier 1编码, MQ编码器, 超大规模集成电路

Abstract:

The MQ encoder has become the bottleneck of the improvement of the performance of JPEG2000 coding because of its serial processing nature. This paper presents a high efficient MQ encoder for the JPEG2000 image compression system. Index prediction and some other optimization technique have been used to shorten the encoding time and reduce required memory. Besides, in order to apply the efficient MQ encoder into the Tier1 encoder, a new design for realizing the interface between BPC encoder and MQ encoder is also presented based on the output characteristics of BPC and the throughput of the Tier 1 encoder can be raised up to three times. The MQ encoder is synthesized on FPGA, and it can achieve at least 10％ throughput increase compared to the existing structure. The required memory has also been reduced obviously.

Key words: JPEG2000, Tier 1 encoder, MQ encoder, very large scale integration circuits

陈超伟;梁煜;张为;包娜;刘艳艳. 应用于JPEG2000的高性能MQ编码器VLSI设计[J]. 西安电子科技大学学报, 2018, 45(3): 74-79+90.

CHEN Chaowei;LIANG Yu;ZHANG Wei;BAO Na;LIU Yanyan. VLSI design of an efficient MQ encoder for JPEG2000[J]. Journal of Xidian University, 2018, 45(3): 74-79+90.

参考文献

［1］ CAO H, ZHANG Y F, JIANG H X. A High-throughput MQ Coder Architecture Based on Dependence Extraction Method［C］//Proceedings of the 2014 IEEE International Conference on Image Processing. Piscataway: IEEE, 2015: 1203-1207.
［2］ LIU W S, ZHU E, LIN Y, et al. Design of JPEG2000 Arithmetic Coder Using Optimized Renormalization Procedure［C］//Proceedings of the 2011 International Conference on Multimedia and Signal Processing. Piscataway: IEEE, 2011: 41-45.
［3］ RHU M, PARK I C. A Novel Trace-pipelined Binary Arithmetic Coder Architecture for JPEG2000［C］//Proceedings of the 2009 IEEE Workshop on Signal Processing Systems. Piscataway: IEEE, 2009: 243-248.
［4］曹斌, 李云松, 刘凯, 等. JPEG2000中MQ编码器的VLSI结构［J］. 西安电子科技大学学报, 2004, 31(5): 714-718.
CAO Bin, LI Yunsong, LIU Kai, et al. Parallel Architecture in VLSI Implementation of the MQ-coder for JPEG2000［J］. Journal of Xidian University, 2004, 31(5): 714-718.
［5］ KUMAR N R, XIANG W, WANG Y. Two-symbol FPGA Architecture for Fast Arithmetic Encoding in JPEG 2000［J］. Journal of Signal Processing Systems, 2012, 69(2): 213-224.
［6］ LIU K, ZHOU Y, SONG LI Y, et al. A High Performance MQ Encoder Architecture in JPEG2000［J］. Integration, the VLSI Journal, 2010, 43(3): 305-317.
［7］ RAMULU G, CHANDRA S S, KUMAR A T R, et al. VLSI Architecture for MQ Coder in JPEG2000［C］//Proceedings of the 2012 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics. Piscataway: IEEE, 2012: 106-110.
［8］ SARAWADEKAR K, BANERJEE S. Area Efficient, High Speed EBCOT Architecture for Digital Cinema［J］. Isrn Signal Processing, 2012, 2012: 714176.
［9］ EL-SHARKASY W M, RAGAB M E. Hardware Modelling of JPEG2000 MQ-encoder［C］//Proceedings of the 2012 4th International Conference on Intelligent and Advanced Systems: A Conference of World Engineering, Science and Technology Congress. Piscataway: IEEE, 2012: 707-712.
［10］ DI Z, HAO Y, SHI J, et al. A High-throughput VLSI Architecture Design of Arithmetic Encoder in JPEG2000［J］. Journal of Signal Processing Systems, 2014, 81(2): 227-247.

[1]	吴长坤,张为,郝亚喆. 高吞吐率JPEG2000编码器VLSI设计[J]. 西安电子科技大学学报, 2022, 49(4): 176-183.
[2]	金洲,刘毅,裴浩杰,冯田,段懿洳,周振亚. PETA-Gmin:求解非线性电路的动态延拓算法[J]. 西安电子科技大学学报, 2022, 49(4): 184-192.
[3]	乔瑞秀,陈刚,龚国良,鲁华祥. 一种高性能可重构深度卷积神经网络加速器[J]. 西安电子科技大学学报, 2019, 46(3): 130-139.
[4]	高家明;梁煜;张为;刘艳艳. 一种新型低存储二维离散小波变换架构[J]. 西安电子科技大学学报, 2018, 45(2): 110-115.
[5]	贾琦;梁煜;张为. 一种无片外存储的高性能二维DWT架构[J]. 西安电子科技大学学报, 2017, 44(4): 138-143.
[6]	董明岩;雷杰;王柯俨;李云松. 高效低存储DWT的VLSI结构设计[J]. 西安电子科技大学学报, 2016, 43(2): 35-40.
[7]	李晓峰;冯大政;胡树楷. 低功耗并行MIMO空间复用检测器的VLSI结构[J]. J4, 2013, 40(6): 25-31+84.
[8]	李晓峰;冯大政;胡树楷. 采用状态度量抽取和内插策略的低功耗Turbo译码器[J]. J4, 2012, 39(3): 58-62+71.
[9]	刘凯;李云松;郭杰. 高性能EBCOT编码加速算法及其实现结构[J]. J4, 2010, 37(4): 587-593.
[10]	葛晨阳;郑南宁;任鹏举. 图像混合插值缩放IP核的VLSI设计[J]. J4, 2010, 37(1): 158-162.
[11]	郭杰;吴成柯;王柯俨;马静;张磊. JPEG2000中优化逼近的整型小波变换 [J]. J4, 2008, 35(2): 210-215.
[12]	张静波1;戴显英2;张鹤鸣2;胡辉勇1;贾大中1. 一个面积优化的高速RS(255，239)译码器VLSI设计 [J]. J4, 2008, 35(1): 116-120.
[13]	杨亚东;吴成柯;肖嵩. 基于有效期望质量度量的图像混合丢包保护方法 [J]. J4, 2006, 33(5): 696-699.
[14]	肖江1;吴成柯1;李云松1;相里斌2;杨建峰2. 多光谱图像的3D EBCOT压缩编码算法[J]. J4, 2005, 32(4): 549-554.
[15]	曹斌;李云松;刘凯;邓家先. JPEG2000中MQ编码器的VLSI结构[J]. J4, 2004, 31(5): 714-718.

应用于JPEG2000的高性能MQ编码器VLSI设计

VLSI design of an efficient MQ encoder for JPEG2000

PDF (PC)

赞

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

Metrics

本文评价

推荐阅读 0