• 研究论文 • 上一篇    下一篇



  1. (西安电子科技大学 微电子学院,陕西 西安 710071)
  • 收稿日期:2008-09-12 修回日期:1900-01-01 出版日期:2009-02-20 发布日期:2009-02-10
  • 通讯作者: 杨银堂

Design of the asynchronous CLA adder

YANG Yin-tang;XU Yang-yang;ZHOU Duan;MI Xiao-hua

  1. (School of Microelectronic, Xidian Univ., Xi’an 710071, China)
  • Received:2008-09-12 Revised:1900-01-01 Online:2009-02-20 Published:2009-02-10
  • Contact: YANG Yin-tang

摘要: 提出了一种新的高速加法器电路.该加法器采用混合握手协议,将超前进位与异步自定时技术相结合,根据进位链出现的概率大小来分配进位路径,可以在保持异步结构低功耗的同时提高运算速度.仿真结果表明,在SMIC 0.18μm工艺下,32位异步超前进位加法器平均运算完成时间为0.880932ns,其速度是同步串行加法器的7.33倍,是异步串行加法器的1.364倍和异步进位选择加法器的1.123倍,且电路面积和功耗开销小于异步进位选择加法器.

关键词: 异步, 并行, 超前进位, 加法器, 自定时

Abstract: A new adder design is proposed. Combining CLA and asynchronous self-timed techniques,the adder introduces the hybrid handshake protocol and distributes the carry-generating path with the probabilities of the carry chains. It can speed up the asynchronous adder while keeping a low power and area cost. The adder implements the 0.18μm technique of SMIC. Simulation result shows that the 32-bit asynchronous parallel adder achieves the average delay of 0.880932ns. Its speed is 7.33 times faster than the synchronous ripple adder, 1.364 times faster than the asynchronous ripple adder, and 1.123 times faster than the asynchronous carry-select adder. And its area and power cost are less than those of the asynchronous carry-select adder.

Key words: asynchronous, parallel, carry-look-ahead, adder, self-timed


  • TP332.2