采用响应曲面方法实现IC的稳健优化设计

J4 ›› 2009, Vol. 36 ›› Issue (3): 458-462.

采用响应曲面方法实现IC的稳健优化设计

游海龙;贾新章

(1. 西安电子科技大学微电子学院，陕西西安 710071;
2. 西安电子科技大学宽禁带半导体材料与器件教育部重点实验室，陕西西安 710071)

收稿日期:2008-10-14 修回日期:2009-01-06 出版日期:2009-06-20 发布日期:2009-07-04
基金资助:
模拟集成电路国家重点实验室基金资助(51439040103DZ0102)

IC robust optimization design using RSM

YOU Hai-long;JIA Xin-zhang

(1. School of Microelectronic, Xidian Univ., Xi'an 710071， China;
2. Ministry of Education Key Lab. of Wide Band-Gap Semiconductor Materials and Devices, Xidian Univ., Xi'an 710071， China)

Received:2008-10-14 Revised:2009-01-06 Online:2009-06-20 Published:2009-07-04

摘要/Abstract

摘要：

由于仿真不收敛等问题，仅依靠EDA仿真很难实现集成电路(IC)稳健性设计．提出了利用响应曲面(RSM)与电路仿真相结合对集成电路进行稳健性优化设计的方法．并将该方法应用于带隙基准电路稳健优化设计．通过Hspice电路仿真与统计试验设计(DOE)，仅利用27组试验建立了3目标值、4参数电路的响应曲面模型．并基于该模型对电路进行稳健性设计，优化确定的参数组合满足电路指标，同时对温度的变化更加不敏感．

关键词: 稳健优化设计, 响应曲面法(RSM), 试验设计(DOE)

Abstract:

Because of non-convergence and other problems the IC robustness design can not be achieved by only relying on the EDA simulation. A method is presented that uses the Response surface methodology (RSM) combined with EDA simulation designs, optimizes circuits for robustness, and is applied to the design of band-gap reference circuit. Through Hspice simulation and experimental design, the model of 3 objects and 4 parameters is built using 27 experiments. Based on the model the circuit is optimized for robustness. The optimized parameter sets satisfying the design targets make the circuit output more insensitive to the temperature variation.

Key words: robust optimization design, response surface methodology, design of experiment

中图分类号:

TN722

游海龙;贾新章. 采用响应曲面方法实现IC的稳健优化设计[J]. J4, 2009, 36(3): 458-462.

YOU Hai-long;JIA Xin-zhang. IC robust optimization design using RSM[J]. J4, 2009, 36(3): 458-462.

参考文献

［1］Burmen A, Puhan J, Burmen T T. Robust Design and Optimization of Operating Amplifiers ［C］//Proceedings International Conference on Industrial Tools. Bled: IEEE, 2003: 745-750.
［2］Harish B P, Bhat N, Patil M B. On a Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance Using Response Ssurface Methodology［J］. IEEE Trans on CAD, 2007(26): 606-614.
［3］Montgomery D C. Design and Analysis of Experiments［M］. 6th Edition. Chichester: Wiley, John ＆ Sons, 2004.
［4］Tarim T B, Ismail M, Kuntman H H. Robust Design an Yield Enhancement of Low-voltage CMOS Analog Integrated Circuit［J］. IEEE Trans on Circuits and Systems, 2001, 48(4): 475-486.
［5］Simpson T W, Peplinski J D, Koch P N, et al. Metamodels for Computer-based Engineering Design: Survey and Recommendations［J］. Engineering with Computers, 2001, 17(2): 129-150.
［6］Kleinen Jack P C, Sarqent Robert G. Methodology for Fitting and Validating Metamodels in Simulation［J］. European Journal of Operational Research, 2000, 120(1): 14-29.
［7］毕查德·拉扎维. 模拟CMOS集成电路设计［M］. 陈贵灿, 程军, 张瑞智, 等译. 西安: 西安交通大学出版社, 2003.
［8］朱樟明, 杨银堂. 基于衬底驱动技术的亚1 V与温度成正比基准源［J］. 西安电子科技大学学报, 2005, 32(3): 367-369.
Zhu Zhangming, Yang Yintang. A Sub-1 V PTAT Voltage Reference Based on the Bulk-driven Technique［J］. Journal of Xidian University, 2005, 32(3): 367-369.
［9］方开泰. 均匀试验设计的理论、方法和应用——历史回顾［J］. 数理统计与管理, 2004, 23(3): 69-80.
Fang Kaitai. Uniform Design: Theory, Method and Applications［J］. Application of Statistics and Management, 2004, 23(3): 69-80.