一种4路内插CORDIC的14位吉赫兹DDS IP核

doi:10.3969/j.issn.1001-2400.2013.06.011

J4 ›› 2013, Vol. 40 ›› Issue (6): 62-66.doi: 10.3969/j.issn.1001-2400.2013.06.011

一种4路内插CORDIC的14位吉赫兹DDS IP核

刘马良;朱樟明;郭旭龙;杨银堂

(西安电子科技大学微电子学院，陕西西安 710071)

收稿日期:2013-04-09 出版日期:2013-12-20 发布日期:2014-01-10
作者简介:刘马良(1985-)，男，西安电子科技大学博士研究生，E-mail: liumalianghy@163.com．
基金资助:
国家863资助项目(2012AA012302，2013AA014103)

4-channel-interpolated 14-bit high speed CORDIC DDS IP core

LIU Maliang;ZHU Zhangming;GUO Xulong;YANG Yintang

(School of Microelectronic, Xidian Univ., Xi'an 710071， China)

Received:2013-04-09 Online:2013-12-20 Published:2014-01-10

摘要/Abstract

摘要：

直接数字频率合成器由于具有快速的频率转换时间和极高的频率分辨率，已得到了广泛的应用，但输出带宽较窄和杂散抑制较差一直是制约直接数字频率合成器输出信号质量的关键因素．基于改进的CORDIC相位幅度映射技术，采用4级流水线结构的相位累加器，设计了一种4路内插CORDIC结构的14位高速直接数字频率合成器 IP核．与传统单路CORDIC结构相比，时钟采样频率是原来的4倍，能有效提高输出信号的无杂散动态范围，并降低电路的复杂度和面积．验证结果表明，当采样时钟频率为1GHz、频率分辨率为0.23Hz、输出频率为82MHz时，无杂散动态范围为86.7dBc，基于0.18μm 1P6M CMOS工艺所实现的IP核有效面积为1.33mm²，能嵌入式应用于高精度宽频雷达、通讯系统的系统芯片．

关键词: 直接数字频率合成器, 坐标旋转机算法, 时钟内插, 改进相位幅度映射, CMOS

Abstract:

The direct digital frequency synthesizer (DDS) has been widely used because of the advantages of less frequency hopping time and fine frequency discrimination. But the disadvantages of narrowband and poor SFDR performance limit the quality of the DDS output signal. Based on the improved phase to sine-amplitude mapping technology, this paper presents a 4-channel-interpolated 14-bit high speed CORDIC DDS IP core with a 4-stage pipelined phase accumulator. Compared with the traditional CORDIC structure, the sample rate is four times higher, and the complexity and area of the circuit are reduced. The test results indicate that when the sample clock frequency is 1GHz and the frequency resolution is 0.23Hz, the output frequency is 82MHz with a SFDR of 86.7dB. Based on the 0.18μm 1P6M CMOS process, the effective area of the IP core is 1.33mm². The DDS presented in this paper can be used in system chips of the high accuracy wide band radar and communication system as embedded application.

Key words: direct digital frequency synthesizer, coordinate rotation digital computer, clock interpolation, improved for phase to sine-amplitude mapping, complementary metal oxide semiconductor

中图分类号:

TN402

刘马良;朱樟明;郭旭龙;杨银堂. 一种4路内插CORDIC的14位吉赫兹DDS IP核[J]. J4, 2013, 40(6): 62-66.

LIU Maliang;ZHU Zhangming;GUO Xulong;YANG Yintang. 4-channel-interpolated 14-bit high speed CORDIC DDS IP core[J]. J4, 2013, 40(6): 62-66.

参考文献

［1］ Finateu T, Badets F, Deval Y, Begueret J, et al. A 65nm CMOS 2.4GHz Phase Shifter Based Direct Digital Synthesizer ［C］//IEEE 11th International Conference on Solid-State and Integrated Circuit Technology. Washington: IEEE, 2012: 1-3.
［2］ Agarwal S, Kuo T C, Willson A N. A 275MHz Quadrature Modulator in 0.18μm CMOS ［C］//IEEE International Symposium on Circuits and Systems. Washington: IEEE, 2012: 2949-2952.
［3］ Dayaratna L. Frequency Synthesizer Design for Communications Satellite Payloads ［C］//IEEE MTT-S International Microwave Symposium Digest. Piscataway: IEEE, 2012: 1-3.
［4］ Shi Yanbin, Guo Jian, Gui Ning. High Precision Digital Frequency Signal Source Based on FPGA ［J］. Physics Procedia, 2012, 25: 1342-1347.
［5］陈冀明, 李开航. 基于数字 ASIC 设计流程的 DDS 设计与实现［J］. 现代电子技术, 2010, 33(6): 12-15.
Chen Jiming, Li Kaihang. The Design and Implementation of DDS Based on Digital ASIC Design Flow［J］. Modern Electronic Technique, 2010, 33(6): 12-15.
［6］ Weng J H, Yang C Y, Jhu Y L. A Low-power Direct Digital Frequency Synthesizer Using an Analogue-sine-conversion Technique ［C］//Proceedings of the 17th IEEE/ACM International Symposium on Low-power Electronics and Design. Piscataway: IEEE Press, 2011: 193-198.
［7］ Betowski D J, Beiu V. Considerations for Phase Accumulator Design for Direct Digital Frequency Synthesizers ［C］//International Conference on Neural Networks and Signal Processing. Piscataway: IEEE, 2003: 176-179.
［8］ Volder J E. The CORDIC Trigonometric Computing Technique ［J］. IRE Transactions on Electronic Computers, 1959, 8(3): 330-334.
［9］ Hsiao S F, Hu Y H, Juang T B. A Memory-efficient and High-speed Sine/cosine Generator Based on Parallel CORDIC Rotations ［J］. IEEE Signal Processing Letters, 2004, 11(2): 152-155.

[1]	郭斐,梁煜,张为,杨雪. 一种SiGe BiCMOS宽带低噪声放大器设计[J]. 西安电子科技大学学报, 2022, 49(6): 51-57.
[2]	陶李,田彤. 一种Si CMOS的Ka波段毫米波功率放大器[J]. 西安电子科技大学学报, 2021, 48(2): 190-196.
[3]	徐冬冬;张宇;聂婷;张星祥;任建岳. 小型CMOS相机系统设计及其硬件实现[J]. 西安电子科技大学学报, 2016, 43(4): 117-122.
[4]	夏璞;刘学斌;闫鹏. 偏振透雾成像系统的设计与实验分析[J]. 西安电子科技大学学报, 2016, 43(2): 95-101.
[5]	王静敏;杨正;杨银堂. 一种用于振动能量获取的接口电路[J]. J4, 2015, 42(6): 118-123.
[6]	张岩龙;庄奕琪;李振荣;任小娇;齐增卫;杜永乾;李红云 . 一种5～20GHz低插损低相位误差的CMOS衰减器 [J]. J4, 2015, 42(2): 89-94+145.
[7]	景鑫;庄奕琪;汤华莲;张丽;杜永乾. 一种新型双通道MOS开关栅压自举电路[J]. J4, 2014, 41(3): 138-144.
[8]	赵磊;杨银堂;朱樟明;刘帘曦. 一种高性能BiCMOS差分参考电压源[J]. J4, 2012, 39(4): 11-16.
[9]	戴力;庄奕琪;景鑫;汤华莲. 一种高性能CMOS电流模Winner-take-all电路[J]. J4, 2012, 39(3): 80-85.
[10]	王辉1;王松林1;来新泉2;代国定2;郭宝龙1. 宽输入快速启动的高精度电压基准电路设计 [J]. J4, 2008, 35(2): 272-276.
[11]	杨银堂;任乐宁;付俊兴. 基于准浮栅技术的超低压运算放大器[J]. J4, 2005, 32(4): 501-503.
[12]	王平;杨银堂;王旭. 碳化硅CMOS倒相器温度特性[J]. J4, 2005, 32(3): 396-399.
[13]	朱樟明;杨银堂. 基于衬底驱动技术的亚1V与温度成正比基准源[J]. J4, 2005, 32(3): 367-369.
[14]	朱樟明;杨银堂;尹韬. 一种新型低压高精度CMOS电流源[J]. J4, 2005, 32(2): 174-178.
[15]	翟艳;杨银堂;朱樟明;王帆. 一种基于SOC应用的Rail-to-Rail运算放大器IP核[J]. J4, 2005, 32(1): 112-115.

一种4路内插CORDIC的14位吉赫兹DDS IP核

4-channel-interpolated 14-bit high speed CORDIC DDS IP core

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

Metrics

本文评价

推荐阅读 0