一种新型不同频直接鉴相的锁相环

doi:10.3969/j.issn.1001-2400.2014.02.028

J4 ›› 2014, Vol. 41 ›› Issue (2): 172-177.doi: 10.3969/j.issn.1001-2400.2014.02.028

一种新型不同频直接鉴相的锁相环

屈八一^1,2;宋焕生¹;周渭²;李珊珊¹;孟强¹

(1. 长安大学信息工程学院，陕西西安 710064;
2. 西安电子科技大学机电工程学院，陕西西安 710071)

收稿日期:2013-07-17 出版日期:2014-04-20 发布日期:2014-05-30
通讯作者: 屈八一
作者简介:屈八一(1981-)，男，讲师，博士，E-mail：404182049@qq.com．
基金资助:
陕西省工业攻关资助项目(2011K06-32)；中央高校科研基金资助项目(CHD2011TD012，CHD2010JC080)；博士点基金资助项目(20120205110001)；中国博士后基金资助项目(2013M530411)；国家自然科学基金资助项目(60772135,10978017)

Novel phase-locked loop with direct phase detection for two frequency different signals

QU Bayi^1,2;SONG Huansheng¹;ZHOU Wei²;LI Shanshan¹;MENG Qiang¹

(1. School of Information Engineering, Chang'an Univ., Xi'an 710064, China;
2. School of Mechano-electronic Engineering, Xidian Univ., Xi'an 710071， China)

Received:2013-07-17 Online:2014-04-20 Published:2014-05-30
Contact: QU Bayi

摘要/Abstract

摘要：

对于输入和输出信号频率接近或者近似成整数倍关系类型的频率变换，利用目前的锁相技术很难解决．基于异频信号间的相位差变换规律，采用相位重合点检测电路、等效鉴相电路、可调偏置型环路滤波器等设计了一种新型的锁相环．实验结果表明，上述锁相环具有低噪声、高稳定度、输出频率便于调整等特点．

关键词: 锁相环, 鉴相, 相位重合

Abstract:

It is difficult to do a frequency conversion using the current phase-locked technology when the input and output frequencies are approximatly equal or have an approximate integer multiple relationship. Based on the change law of the phase difference between the two different frequency signals, by using the phase coincidence detection circuits, the equivalent phase demodulation circuits and a filter with an adjustable bias, a new type of PLL is realized. Experimental studies are done with the results showing that the phase-locked loop has characteristics such as low noise, high stability, the easy-to-adjust output frequency.

Key words: phase locked loop, phase detection, phase coincidence

中图分类号:

屈八一;宋焕生;周渭;李珊珊;孟强. 一种新型不同频直接鉴相的锁相环[J]. J4, 2014, 41(2): 172-177.

QU Bayi;SONG Huansheng;ZHOU Wei;LI Shanshan;MENG Qiang. Novel phase-locked loop with direct phase detection for two frequency different signals[J]. J4, 2014, 41(2): 172-177.

参考文献

［1］ Larsson P. Measurements and Analysis of PLL Jitter Caused by Digital Switching Noise［J］. IEEE Journal Solid State Circuits, 2001: 36(7), 1113-1119.
［2］ Hanumolu P K, Brownlee M, Mayaram K. Analysis of Charge-Pump Phase-Locked Loops［J］. IEEE Transactions on Circuits and Systems, 2004, 51(9): 1665-1674.
［3］ Lee D C. Analysis of Jitter in Phase-locked Loops［J］.IEEE Transactions on Circuits and Systems Ⅱ: Analog and Digital Signal Processing, 2002, 49(11): 704-711.
［4］ Mehrotra A. Noise Analysis of Phase-locked Loops［J］.IEEE Transactions on Circuits and Systems Ⅰ: Fundanmental Theory and Applications, 2002, 49(9): 1309-1316.
［5］刘鸿雁, 栾孝丰, 刘传军. 低噪声高速全差分BiCMOS电荷泵锁相环设计［J］. 西安电子科技大学学报, 2009, 36(3): 557-562.
Liu Hongyan, Luan Xiaofeng, Liu Chuanjun. Design of the Low-noise High-speed Differential Charge-pump Phase-lock Loop［J］. Journal of Xidian University, 2009,36(3): 557-562.
［6］宣宗强, 孙小莉, 刘晨, 等. 卫星同步时钟的设计［J］. 西安电子科技大学学报, 2013, 4(4): 125-129.
Xuan Zongqiang, Sun Xiaoli, Liu Chen, et al. Design of the Satellite Synchronized Clock［J］. Journal of Xidian University, 2013, 4(4): 125-129.
［7］屈八一, 周渭,秦红波, 等. 基于双频信号相位重合点的秒信号产生法［J］. 西安电子科技大学学报, 2008, 35(5): 900-904.
Qu Bayi, Zhou Wei, Qin Hongbo, et al. Method for Obtaining a Second Signal Based on the Phase Coincidence Sign between Two Frequency Signals［J］. Journal of Xidian University, 2008, 35(5): 900-904.
［8］张雪萍, 周渭, 李智奇, 等. 周期性信号之间的相位量子特征及其应用［J］. 西安电子科技大学学报, 2012, 35(5): 181-185.
Zhang Xueping, Zhou Wei, Li Zhiqi. Phase Quantum and Its Application between Periodic Signals ［J］. Journal of Xidian University, 2012, 35(5): 181-185.
［9］白丽娜, 周渭, 赵桀, 等. 一种和DDS结合的高分辨率频率计设计［J］. 西安电子科技大学学报, 2012, 39(4): 126-130.
Bai Lina, Zhou Wei, Zhao Jie, et al. Design of a High-resolution Frequency Meter Combined with the DDS［J］. Journal of Xidian University, 2012, 39(4): 126-130.
［10］ Du Baoqiang, Zhou Wei, Yu Jianguo, et al. On Group Phase Quantization and Its Physical Characteristic［J］. Chinese Physics Letters, 2011: 28(5): 050601.

[1]	白丽娜,王一妃,周渭,黄李贝,王远. 从瞬态到全域稳定度的测量方法进步[J]. 西安电子科技大学学报, 2019, 46(3): 8-13.
[2]	屈八一,程腾,俞东松,李智奇,周渭,李珊珊,刘立东. 一种高性能的全数字锁相环设计方案[J]. 西安电子科技大学学报, 2019, 46(1): 112-116.
[3]	谢琳琳;王扬;乔树山;黑勇. 用于快速锁定全数字锁相环的反馈调节算法[J]. 西安电子科技大学学报, 2018, 45(3): 91-96.
[4]	贾兆旻;李智奇;杨旭海;孙保琪;苗苗;董绍锋. 相位差群特性下的频率控制技术[J]. 西安电子科技大学学报, 2017, 44(5): 109-113.
[5]	梁亮;朱樟明;杨银堂. 应用于低压锁相环的高性能可编程电荷泵[J]. 西安电子科技大学学报, 2016, 43(2): 186-192.
[6]	刘术彬;朱樟明;赵扬;恩云飞;刘帘曦;杨银堂. 一种具有延迟校准功能的可编程多相位时钟电路[J]. J4, 2014, 41(6): 57-64.
[7]	白丽娜;周渭;惠新明;叶云霞;宋慧敏. 频率标准瞬态稳定度的精密测量[J]. J4, 2014, 41(2): 102-106.
[8]	张雪萍;周渭;李智奇;苗苗. 周期性信号之间的相位量子特征及其应用[J]. J4, 2012, 39(5): 181-185.
[9]	宁小玲;刘忠;罗亚松;龚立;付学志. 一种改进的水声信道载波恢复盲均衡算法[J]. J4, 2012, 39(1): 151-156.
[10]	刘鸿雁1;栾孝丰1;刘传军2. 低噪声高速全差分BiCMOS电荷泵锁相环设计[J]. J4, 2009, 36(3): 557-562.
[11]	屈八一;周渭;秦红波;李智奇. 基于双频信号相位重合点的秒信号产生法 [J]. J4, 2008, 35(5): 899-902.
[12]	谭永明;廖桂生;郑继禹. 锯齿形取样鉴相频率合成器的分岔与混沌[J]. J4, 2001, 28(4): 524-528.
[13]	李建新;郭峰;强刚. 高速突发通信系统中伪码时钟的快速同步[J]. J4, 1998, 25(3): 0-0.
[14]	来新泉;李玉山;高德远. 用模拟标准单元法设计0.8微米CMOS数模混合PLL[J]. J4, 1998, 25(1): 0-0.
[15]	暂时无作者信息. 单片机控制步长调整的锁相环[J]. J4, 1996, 23(1): 0-0.

一种新型不同频直接鉴相的锁相环

Novel phase-locked loop with direct phase detection for two frequency different signals

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

Metrics

本文评价

推荐阅读 0