J4 ›› 2010, Vol. 37 ›› Issue (4): 630-635.doi: 10.3969/j.issn.1001-2400.2010.04.009

• 研究论文 • 上一篇    下一篇



  1. (西安电子科技大学 电子工程学院,陕西 西安  710071)
  • 收稿日期:2009-05-07 出版日期:2010-08-20 发布日期:2010-10-11
  • 通讯作者: 张犁
  • 作者简介:张犁(1968-),男,高级工程师,E-mail: zhang1_li2@mail.xidian.edu.cn.
  • 基金资助:


Design and implementation of the FFT parallel processor based on ASIP

ZHANG Li;LI Shuang-fei;SHI Guang-ming;LI Fu   

  1. (School of Electronic Engineering, Xidian Univ., Xi'an  710071, China)
  • Received:2009-05-07 Online:2010-08-20 Published:2010-10-11
  • Contact: ZHANG Li



关键词: 专用指令集处理器, 快速傅里叶变换, 精简指令集处理器, 并行处理, 数据通信


The ASIP combines programmability of DSP and high speed of ASIC, and the parallel array processing system based on it plays an important role in the high-speed and real-time processing applications. An implementation of 1024 points FFT parallel processor based on the ASIP is presented in this paper. An ASIP with the reduced instruction set computer (RISC) architecture is designed as the processing element (PE), which constructs the kernel of the parallel processing system. In addition, the communication matrix is adopted to achieve the data exchange between PEs. Experimental results show that, compared with the typical DSP, the new proposed architecture improves the processing speed by 30%. Furthermore, this system has the advantages of larger parallel scale, greater function adaptability, relatively lower designing complexity and greater design reuse ability. So it can be achieved in a single FPGA in the form of SoC.

Key words: application specific instruction set processor(ASIP), fast Fourier transform(FFT), reduced instruction set computer (RISC), parallel processing, data communication