一种应用于流水折叠式A/D转换器的失调抵消预放大器

doi:10.3969/j.issn.1001-2400.2012.02.016

J4 ›› 2012, Vol. 39 ›› Issue (2): 95-100+174.doi: 10.3969/j.issn.1001-2400.2012.02.016

一种应用于流水折叠式A/D转换器的失调抵消预放大器

李晓娟;杨银堂

(西安电子科技大学微电子学院，陕西西安 710071)

收稿日期:2011-03-28 出版日期:2012-04-20 发布日期:2012-05-21
通讯作者: 李晓娟
作者简介:李晓娟(1979-)，女，西安电子科技大学博士研究生，E-mail: xjli_014@126.com．
基金资助:
国家自然科学基金资助项目(60725415，60971066，61006028);国家863资助项目(2009AA01Z258);陕西省重大技术创新专项资助项目(2009ZKC02-11)

Offset cancellation preamplifier for pipelined folding A/D converter

LI Xiaojuan;YANG Yintang

(School of Microelectronic, Xidian Univ., Xi'an 710071， China)

Received:2011-03-28 Online:2012-04-20 Published:2012-05-21
Contact: LI Xiaojuan

摘要/Abstract

摘要：

根据流水折叠式A/D转换器的应用要求，设计了一种失调抵消预放大器．采用开关电容电路实现失调存储技术，以减小输入失调电压对转换精度的影响，并通过引入MOS电容实现回馈噪声中和技术．基于SMIC 0.18μm CMOS工艺，在1.8V电源电压、200MHz时钟频率下，对所设计的预放大器进行了功能验证和蒙特卡洛分析．其失调方差仅为3.24mV，功耗为362μW．测试了整个10位100MS/s A/D转换器，最大INL和DNL分别为1.6LSB和0.6LSB．在f_in=32MHz，f_s=100MHz时，测得SFDR为55dB．

关键词: 失调抵消, 回馈噪声, 预放大器, A/D转换器, 流水折叠

Abstract:

This paper presents an offset cancellation preamplifier based on the requirement of the pipelined folding A/D converter. The offset storage technique is realized with switched capacitor circuits to eliminate the effect of the input offset voltage on the resolution. The neutralization technique is introduced by MOS capacitors to reduce the kickback noise. In the SMIC 0.18μm CMOS process, by Mente Carlo simulation the preamplifier with offset variance of 3.24mV is verified and 362μW is consumed at 1.8V and 200MHz. The measured peak INL and DNL are 1.6LSB and 0.6LSB for the 10bit 100MS/s A/D converter. SFDR is 55dB when f_in=32MHz at f_s=100MHz.

Key words: offset cancellation, kickback noise, preamplifier, A/D converters, pipelined folding

中图分类号:

TN402

李晓娟;杨银堂. 一种应用于流水折叠式A/D转换器的失调抵消预放大器[J]. J4, 2012, 39(2): 95-100+174.

LI Xiaojuan;YANG Yintang. Offset cancellation preamplifier for pipelined folding A/D converter[J]. J4, 2012, 39(2): 95-100+174.

参考文献

［1］ Fan Rong, Zhou Kai, Ma Zhuang, et al. A Digital Calibration Design for 10-bit Folding and Interpolating A/D转换器［C］//Proc of IEEE International Conference on Electron Devices and Solid-State Circuits. Xi'an: IEEE, 2009: 346-349.
［2］ Lu Yan, Lin Li, Xia Yefeng, et al. An 8-b 300MS/s Folding and Interpolating ADC for Embedded Applications ［J］. Journal of Semiconductors, 2010, 31(6): 065015.
［3］孟晓胜, 王百鸣, 闫杰. 两种流水折叠分级式A/D转换器及其结构比较［J］. 电子学报, 2008, 36(8): 1651-1659.
Meng Xiaosheng, Wang Baiming, Yan Jie. Implementation of Two Pipelined Folding Subranging ADCs and Comparison on Their Different Architectures ［J］. Acta Electronica Sinica, 2008, 36(8): 1651-1659.
［4］ Chen Chunchieh, Chung Yulun, Chiu Cheni. 6-bit 1.6GS/s ADC with Low Input Capacitance in a 0.18μm CMOS ［C］//Proc of 1st Asia Symposium on Quality Electronic Design. Kuala Lumpur: IEEE, 2009: 288-291.
［5］ Pedro M F, Joao C V. Averaging Technique in Flash Analog-to-Digital Converters ［J］. IEEE Trans on Circuits and Systems, 2004, 51(2): 233-253.
［6］ Nakajima Y, Sakaguchi A, Ohkido T, et al. A Background Self-Calibrated 6b 2.7 GS/s ADC with Cascade-Calibrated Folding-Interpolating Architecture ［J］. IEEE Journal of Solid-State Circuits, 2010, 45(4):707-718.
［7］ Pan Hui, Abidi A A. Signal Folding in A/D Converters ［J］. IEEE Trans on Circuits and Systems, 2004, 51(1): 3-14.
［8］ Koen U, Jan V, Erik L, et al. Design Techniques and Implementation of an 8-bit 200-MS/s Interpolating/Averaging CMOS A/D Converter ［J］. IEEE Journal of Solid-State Circuits, 2003, 38(3): 483-493.
［9］ Figueiredo P M, Vital J C. Kickback Noise Reduction Techniques for CMOS Latched Comparators ［J］. IEEE Trans on Circuits and Systems, 2006, 53(7): 541-545.
［10］ Fahmy G A, Pokharel R K, Kanaya H, et al. A 1.2V 246μW CMOS Latched Comparator with Neutralization Technique for Reducing Kickback Noise ［C］//IEEE Region 10 Conference. Fukuoka: IEEE, 2010: 1162-1165.
［11］佟星元, 陈杉, 蔡乃琼, 等. 一种R-C-R组合式12位逐次逼近A/D转换器［J］. 西安电子科技大学学报, 2010, 37(5): 904-910.
Tong Xingyuan, Chen Shan, Cai Naiqiong, et al. 12-bit SAR A/D Converter with an R-C-R Hybrid Architecture ［J］. Journal of Xidian University, 2010, 37(5): 904-910.
［12］ Zhengyu W, Mau-Chung F C. A 600-MSPS 8-bit CMOS ADC Using Distributed Track-and-Hold With Complementary Resistor Capacitor Averaging ［J］. IEEE Trans on Circuits and Systems, 2008, 55(11): 3621-3627.

一种应用于流水折叠式A/D转换器的失调抵消预放大器

Offset cancellation preamplifier for pipelined folding A/D converter

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 1

Metrics

本文评价

推荐阅读 0