关键词: 乘法系数, 加法运算数量, 优化逻辑单元, 功耗分析

Abstract:

This paper presents a low-power design methodology for the multiplier, whose optimization specification is the number of operations of the adders inside synthesized multiplier. The implementation technique resolves the problem of the optimization logic being introduced into the optimized system, which exists in present low power design. It can reduce system power and area significantly without an additional logic, a declined system working efficiency and a declined calculation accuracy. After a radio-frequency circuit is optimized, FPGA test results show that logic utilization is reduced by 32.1％, total registers number is reduced by 33.1％, and total block memory bits utilization is reduced by 35.4％. The methodology has good performance in optimizing the system including large-scale multipliers, such as DSP, digital filter, etc.

Key words: coefficient of multiplier, number of addition, optimization logic, power analysis