一种高速低功耗的NoC时钟网络设计

doi:10.3969/j.issn.1001-2400.2013.03.017

J4 ›› 2013, Vol. 40 ›› Issue (3): 115-120.doi: 10.3969/j.issn.1001-2400.2013.03.017

一种高速低功耗的NoC时钟网络设计

刘毅^1,2;陈博¹;杨银堂^1,2;刘刚¹

(1. 西安电子科技大学微电子学院，陕西西安 710071；
2. 西安电子科技大学宽禁带半导体材料与器件教育部重点实验室，陕西西安 710071)

收稿日期:2011-12-22 出版日期:2013-06-20 发布日期:2013-07-29
作者简介:刘毅(1971-)，男，副教授，博士，E-mail: yiliu@mail.xidian.edu.cn．
基金资助:
国家自然科学基金资助项目(61172030);中央高校基本科研业务费专项资金资助项目(K50510250004)

High-speed low-power clock network design for NoC

LIU Yi^1,2;CHEN Bo¹;YANG Yintang^1,2;LIU Gang^1,2

(1. School of Microelectronic, Xidian Univ., Xi'an 710071， China;
2. Ministry of Education Key Lab. of Wide Band-Gap Semiconductor Materials and Devices, Xidian Univ., Xi'an 710071， China)

Received:2011-12-22 Online:2013-06-20 Published:2013-07-29

摘要/Abstract

摘要：

为了实现高速低功耗的片上网络时钟网络，针对MESH型片上网络，用金属-绝缘质-金属电容替代MOS电容作为发送端驱动电容和接收端耦合电容，设计了一种基于改进的电容驱动型低摆幅收发器的瀑布型时钟网络．Spectre仿真结果表明，在0.13μm CMOS工艺条件下，该时钟网络的时钟频率可达5GHz，功耗和延时仅为传统时钟网络的49％和55％，并具有更好的噪声抑制能力．

关键词: 片上网络, 时钟网络, 低功耗, 低摆幅

Abstract:

In order to achieve a high-speed low-power NoC(Network-on-chip) clock network, considering the Mesh NoC, a waterfall clock network based on the capacitively-driven low-swing transceiver in which we replace traditional MOS capacitance by metal-insulator-metal(MIM) capacitance as the driven capacitance and receiver coupling capacitance is proposed. These structures are simulated by 0.13μm CMOS technology with Spectre simulators. Results show that the proposed clock network can reach a high frequency up to 5GHz,compared with traditional networks, and this network allows up to 49％ power saving and 55％ delay reduction. At the same time, this network has a better noise suppression ability.

Key words: network-on-chip, clock network, low-power, low-swing

中图分类号:

TN402

刘毅;陈博;杨银堂;刘刚. 一种高速低功耗的NoC时钟网络设计[J]. J4, 2013, 40(3): 115-120.

LIU Yi;CHEN Bo;YANG Yintang;LIU Gang. High-speed low-power clock network design for NoC[J]. J4, 2013, 40(3): 115-120.

参考文献

［1］ Friedman P G. Clock Distribution Networks in Synchronous Digital Integrated Circuits［J］. Prco of IEEE, 2001, 89(5): 665-692.
［2］ Vangal S R, Howard J, Ruhl G, et. al. An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS［J］. IEEE Joural of Solid-state Circurits, 2008, 43(1): 29-41.
［3］ Narasimhan A, Divekar S, Elakkumanan P, et al. A Low-power Current mode Clock Distribution Scheme for Multi-GHz NoC-based SoCs［C］//18th International Conference on VLSI Design. Kolkata: IEEE, 2005: 130-133.
［4］ Tawfik S A, Kursun V. Dual-VDD Clock Distribution for Low Power and Minimum Temperature Fluctuations Induced Skew［C］//ESQED 07, 8th International symposium on Quality Electronic Design. Washington: IEEE, 2007: 73-78.
［5］ Mohammad K, Liu Bao, Agaian S. Energy Efficient Swing Signal Generation Circuits for Clock Distribution Networks［C］//IEEE International Conference on Syterms, Man and Cybernetics. San Antonio: IEEE, 2009: 3495-3498.
［6］ Ho R, Ono T, Hopkins R D, et al. High Speed and Low Energy Capacitively Driven On-Chip Wires［J］. IEEE Journal of Solid-State Circuits, 2008, 43(1): 52-60.
［7］ Mensink E, Schinkel E, Klumperink E A M, et al. Power Efficient Gigabit Communication Over Capacitively Driven RC-Limited On-Chip Interconnects［J］. IEEE Journal of Solid-State Circuits, 2010, 45(2): 447-456.
［8］王世庆, 顾华玺, 朱樟明. 网格型胖树: 一种片上光网络新结构［J］. 西安电子科技大学学报, 2011, 38(6): 8-14.
Wang Shiqing, Gu Huaxi, Zhu Zhangming. Fat tree of Mesh(FoM): a New Optical Network on Chip Architecture［J］. Journal of Xidian University, 2011, 38(6): 8-14.
［9］刘毅, 杨银堂, 周东红. 一种面向片上网络的多时钟路由器设计［J］. 西安电子科技大学学报, 2011, 38(2): 146-150.
Liu Yi, Yang Yintang, Zhou Donghong. Multi-clock Router Designed for the Network-on-chip［J］. Journal of Xidian University, 2011, 38(2): 146-150.
［10］ Seok M, Blaauw D, Sylvester D. Clock Network Design for Ultra-Low Power Applications［C］//ACM/IEEE International Symposium on Low-Power Electronics and Design. Austin: IEEE, 2010: 271-276.
［11］ Sekar D C. Clock Trees: Differential or Single Ended? ［C］//ISQED 2005, Sixth Inernational Symposium on Quality of Electronic Design. San Jose: IEEE, 2005: 548-553.
［12］ Seo J S, Ho R, Lexau J, et al. High-Bandwidth and Low-Energy On-Chip Signaling with Adaptive Pre-Emphasis in 90nm CMOS［C］//ISSCC Digest of Technical Papers. San Francisco: IEEE, 2010: 182-183.
［13］ Miural N, Ishikurol H, Sakurai T, et al. A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse SOhapin Pulse Shaping［C］//ISSCC 2007,Digest of Technical Pages, IEEE International. San Francisco: IEEE, 2007: 358-359.
［14］ Wicht B, Nirschl T, Schmitt-Landsiedel D. Yield and Speed Optimization of a Latch-Type Voltage Sense Amplifier［J］. IEEE Journal of Solid-State Circuits, 2004, 39(7): 1148-1158.

[1]	胡东伟,尚德龙,张勇,王力男. 时钟及面积优化的可配置片上网络路由器[J]. 西安电子科技大学学报, 2022, 49(2): 125-134.
[2]	陈迪平, 应韬, 董刚. 一种适用于移动芯片的低功耗低温漂LDO电路[J]. 西安电子科技大学学报, 2018, 45(6): 57-62.
[3]	陈珍海, 魏敬和, 于宗光, 苏小波, 薛颜, 张鸿. 高精度电荷域ADC共模电荷误差前台校准电路[J]. 西安电子科技大学学报, 2018, 45(6): 137-143+149.
[4]	蔡江铮;黑勇;袁甲;陈黎明. 近阈值非预充静态随机存储器[J]. 西安电子科技大学学报, 2018, 45(1): 106-111.
[5]	李娅妮;孙亚东;王旭. 一种低失调高PSRR的带隙基准电路[J]. 西安电子科技大学学报, 2017, 44(5): 92-96.
[6]	孟凡振;刘宏;汪明亮;林水样;田彤. 用于物联网的带滤波CMOS低功耗欠采样器设计[J]. 西安电子科技大学学报, 2017, 44(3): 108-113.
[7]	孟凡振;刘宏;汪明亮;林水样;田彤. 用于物联网通信的低功耗唤醒接收机设计[J]. 西安电子科技大学学报, 2017, 44(2): 95-100.
[8]	唐伟童;汪鹏君;王谦. 一种CNFET的多位三值比较器设计[J]. J4, 2016, 43(1): 139-143+156.
[9]	张艺蒙;张玉明;张义门. 传感器网络应用的低功耗实时计数器[J]. J4, 2015, 42(6): 66-69+112.
[10]	杜世民;夏银水;储著飞;杨润萍. 电压岛驱动的多级布图规划优化算法[J]. J4, 2015, 42(6): 184-190.
[11]	臧明相;王勐;周文宏;陈会仓. 改进混合蛙跳优化的片上网络低功耗映射算法[J]. J4, 2015, 42(1): 118-123.
[12]	臧明相;王婷;周文宏. 类电磁优化的片上网络低功耗映射算法[J]. J4, 2014, 41(4): 82-86+93.
[13]	张丽;庄奕琪;赵巍胜;汤华莲. 一种适用于自旋磁随机存储器的低压写入电路[J]. J4, 2014, 41(3): 131-137.
[14]	杜永乾;庄奕琪;李小明;景鑫;戴力. 一种新型无源UHF RFID带隙基准电路[J]. J4, 2013, 40(2): 148-152+200.
[15]	姚磊;蔡觉平;李赞;张海林;王韶力. 2D-Mesh结构片上网络无虚通道容错路由算法[J]. J4, 2012, 39(6): 26-33.

一种高速低功耗的NoC时钟网络设计

High-speed low-power clock network design for NoC

PDF (PC)

赞

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

Metrics

本文评价

推荐阅读 0