一种采用双层仲裁机制的新型总线仲裁器

doi:10.3969/j.issn.1001-2400.2017.01.003

西安电子科技大学学报

一种采用双层仲裁机制的新型总线仲裁器

刘露;周小锋;朱樟明;周端;杨银堂

(西安电子科技大学微电子学院，陕西西安 710071)

收稿日期:2015-12-16 出版日期:2017-02-20 发布日期:2017-04-01
作者简介:刘露(1989-)，女，西安电子科技大学博士研究生，E-mail: liuxidian421@126.com
基金资助:
国家自然科学基金资助项目(61474087)

Novel bus arbiter with the two-level arbitration mechanism

LIU Lu;ZHOU Xiaofeng;ZHU Zhangming;ZHOU Duan;YANG Yintang

(School of Microelectronics, Xidian Univ., Xi'an 710071, China)

Received:2015-12-16 Online:2017-02-20 Published:2017-04-01

摘要/Abstract

摘要：

随着系统芯片复杂度的持续提升，不断增加的带宽需求和不可预测的线延迟使总线逐步成为提高系统芯片性能的瓶颈．总线仲裁器对系统芯片的性能起决定作用，所以对高效仲裁器的研究具有重要意义．鉴于仲裁器赋权的决策由不依赖硬件结构的仲裁算法确定，所以创建了一种验证仲裁器性能的软件仿真平台，并利用该仿真平台设计了一种基于双层仲裁器结构和层间判断的新型仲裁器．仿真结果表明，新型仲裁器实际赋权的比例与目的带宽比之间的均方差比两款传统仲裁器的分别降低了54.4％和50.8％，实现了赋权比例与目的带宽比的逼近．

关键词: 系统芯片, 总线, 仲裁器, 双层仲裁, 带宽比

Abstract:

With the continuous increase in the complexity of the System-on-Chip(SoC), the growing demand for bandwidth and the unpredictable wire delay have made buses the bottleneck of SoC properties; researches on efficient bus arbiters, which play a decisive role in the properties of SoC, are of great significance. In view of the decisions made by arbiters are determined by arbitration algorithms which have little reliance on hardware structures, a software simulation platform is provided in this paper to verify the properties of arbiters, on which a novel arbiter based on the structure and trans-level judgment of the two-level arbiter is proposed. Simulation results show that the novel arbiter would reduce the standard deviation between the actual granted ratio and the required bandwidth ratio by 54.4％ and 50.8％ respectively in comparison with two traditional arbiters, indicating the approximation between granted ratio and the required bandwidth ratio.

Key words: system-on-chip (SoC), bus, arbiter, two-level arbitration, bandwidth ratio

刘露;周小锋;朱樟明;周端;杨银堂. 一种采用双层仲裁机制的新型总线仲裁器[J]. 西安电子科技大学学报, 2017, 44(1): 12-17+105.

LIU Lu;ZHOU Xiaofeng;ZHU Zhangming;ZHOU Duan;YANG Yintang. Novel bus arbiter with the two-level arbitration mechanism[J]. Journal of Xidian University, 2017, 44(1): 12-17+105.

参考文献

［1］ YOUNESS H, MONESS M, KHALED M. MPSoCs and Multicore Microcontrollers for Embedded PID Control: a Detailed Study［J］. IEEE Transactions on Industrial Informatics, 2014, 10(4): 2122-2134.
［2］ KLIEM D, VOIGT S O. Scalability Evaluation of an FPGA-based Multi-core Architecture with Hardware-enforced Domain Partitioning［J］. Microprocessors and Microsystems, 2014, 38(8): 845-859.
［3］ BACHANNA P, JALAD V, SHETKAR S. Design and Analysis of High Speed Low Power Reusable on Chip Bus Based on Wishbone［C］//Proceedings of the 2014 5th International Conference on Signal and Image Processing. Piscataway: IEEE, 2014: 197-200.
［4］杨延飞, 朱樟明, 周端, 等. 用于片上网络的延时无关异步动态优先级仲裁器［J］. 西安电子科技大学学报, 2012, 39(1): 42-48.
YANG Yanfei, ZHU Zhangming, ZHOU Duan, et al. Delay-independent Asynchronous Dynamic Priority Arbiter for the Network on Chips［J］. Journal of Xidian University, 2012, 39(1): 42-48.
［5］ SOUSA E, GANGADHARAN D, HANNIG F, et al. Runtime Reconfigurable Bus Arbitration for Concurrent Applications on Heterogeneous MPSoC Architectures［C］//Proceedings of the 2014 17th Euromicro Conference on Digital System Design. Piscataway: IEEE, 2014: 74-81.
［6］ SHRADDHA D, ARCHANA T. Multichannel AMBA ARB with Multiple Arbitration Technique［C］//3rd International Conference on Communications and Signal Processing. Piscataway: IEEE, 2014: 1854-1858.
［7］周文强, 张金艺, 周多, 等. 片上网络分组混合并行仲裁器的设计［J］. 微电子学与计算机, 2015, 32(3): 104-108.
ZHOU Wenqiang, ZHANG Jinyi, ZHOU Duo, et al. Design of Grouped and Mixed Parallel Arbiter for Noc［J］. Microelectronics ＆ Computers, 2015, 32(3): 104-108.
［8］ CHIU J C, YANG K M. High-speed Low-power Multiplexer-based Selector for Priority Policy［J］. Computers ＆ Electrical Engineering, 2013, 39(2): 202-213.
［9］ FATIH U H, BASKIRT O. Fast Parallel Prefix Logic Circuits for n2n Round-robin Arbitration［J］. Microelectronics Journal, 2012, 43(8): 573-581.
［10］ KHANAM R, SHARMA H, GAUR S. Design a Low Latency Arbiter for on Chip Communication Architecture［C］//International Conference on Computing, Communication ＆ Automation. Piscataway: IEEE, 2015: 1421-1426.
［11］吴睿振, 杨银堂, 张丽, 等. 一种基于权重与轮询的双层仲裁算法［J］. 电子与信息学报, 2013, 35(12): 3024-3029.
WU Ruizhen, YANG Yintang, ZHANG Li, et al. A Two-level Arbitration Algorithm Based on Weight and Round-Robin［J］. Journal of Electronics ＆ Information Technology, 2013, 35(12): 3024-3029.
［12］吴睿振, 杨银堂, 张丽, 等. 自调整附加权动态仲裁算法［J］. 计算机辅助设计与图形学学报, 2014, 26(9): 1494-1500.
WU Ruizhen, YANG Yintang, ZHANG Li, et al. An Adaptive and Weight Dynamic Arbitration Algorithm［J］. Journal of Computer-Aided Design ＆ Computer Graphics, 2014, 26(9): 1494-1500.
［13］ BASHIZADE R, SARBAZI-AZAD H. P2R2: Parallel Pseudo-Round-Robin Arbiter for High Performance NoCs［J］. Intergration—the VLSI Journal, 2015, 50: 173-182.
［14］官铮, 钱文华, 杜长青. 具有服务质量保障的片上网络路由仲裁控制［J］. 计算机科学, 2015, 42(2): 55-59.
GUAN Zheng, QIAN Wenhua, DU Changqing. On Chip Network Router Arbitration Control with QoS Support［J］. Computer Science, 2015, 42(2): 55-59.
［15］ YANG Y T, WU R Z, ZHANG L, et al. An Asynchronous Adaptive Priority Round-Robin Arbiter Based on Four-Phase Dual-rail Protocol［J］. Chinese Journal of Electronics, 2015, 24 (1): 1-7.

[1]	张喜民;魏婷. ARINC 659容错数据总线测试验证系统研制[J]. J4, 2011, 38(6): 140-145.
[2]	管旭光；杨银堂；朱樟明. 用于片上网络的准延时不敏感全异步仲裁器[J]. J4, 2011, 38(3): 83-89.
[3]	马秦生;曹阳;杨珺;张宁. 多端口存储器控制器IP核的研究[J]. J4, 2010, 37(1): 142-147.
[4]	孙海JUN;邵志标. 基于非冗余排序的地址总线的功耗优化编码 [J]. J4, 2006, 33(6): 990-994.
[5]	魏鹏辉;李波;李云松. 高帧频红外数字场景产生器硬件系统的设计与实现[J]. J4, 2001, 28(2): 133-137.
[6]	秦浩;李红滨;张冰. 一种综合业务数字网多端口设备的硬件研制[J]. J4, 2000, 27(3): 389-393.

一种采用双层仲裁机制的新型总线仲裁器

Novel bus arbiter with the two-level arbitration mechanism

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 6

Metrics

本文评价

推荐阅读 0