高精度电荷域ADC共模电荷误差前台校准电路

doi:10.3969/j.issn.1001-2400.2018.06.023

西安电子科技大学学报 ›› 2018, Vol. 45 ›› Issue (6): 137-143+149.doi: 10.3969/j.issn.1001-2400.2018.06.023

高精度电荷域ADC共模电荷误差前台校准电路

陈珍海1,2;魏敬和2;于宗光2,3;苏小波2,3;薛颜2;张鸿4

(1. 黄山学院信息工程学院，安徽黄山 245041;
2. 中国电子科技集团第五十八研究所，江苏无锡 214035;
3. 西安电子科技大学微电子学院，陕西西安 710071;
4. 西安交通大学微电子学院, 陕西西安 710049)

收稿日期:2017-12-18 出版日期:2018-12-20 发布日期:2018-12-20
作者简介:陈珍海(1982-)，男，博士，E-mail: diaoyuds@126.com
基金资助:
国家自然科学基金资助项目(61704161)；安徽高校自然科学研究重点资助项目(KJ2017A396)

High precision common mode charge error fore-ground calibration circuit for the charge-domain ADC

CHEN Zhenhai1,2;WEI Jinghe2;YU Zongguang2,3;SU Xiaobo2,3;XUE Yan2;ZHANG Hong4

(1. School of Information Engineering, Huangshan Univ., Huangshan 245041, China;
2. No.58 Research Institute, China Electronic Technology Group Corporation, Wuxi 214035, China;
3. School of Microelectronics, Xidian Univ., Xi'an 710071, China;
4.School of Microelectronic, Xi'an Jiaotong Univ., Xi'an 710049, China)

Received:2017-12-18 Online:2018-12-20 Published:2018-12-20

摘要/Abstract

摘要： 提出了一种数模混合型高精度共模电荷误差校准电路，可对电荷域流水线模数转换器中由增强型电荷传输电路电荷传输关断电压随工艺、电压和温度波动、输入共模电荷变化、各流水线子级中电容非线性而引起的各类共模电荷误差进行精确补偿．所提出的高精度共模电荷误差校准电路被运用于一款14bit210MS/s电荷域模数转换器中，并在1P6M 0.18μm CMOS工艺下实现．测试结果显示，该14bit模数转换器电路在210MS/s条件下对于30.1MHz单音正弦输入信号得到的无杂散动态范围为85.4dBc，信噪比为71.5dBFS，而模数转换器内核功耗仅为205mW，面积为3.15mm²．

关键词: 流水线模数转换器, 电荷域, 前台校准, 低功耗, 共模电荷

Abstract: A mix-signal high precision common mode charge error calibration circuit is proposed. The calibration circuit can be used to compensate the common mode charge errors caused by the deviation of the charge transfer cutoff voltage of boosted charge transfer introduced by PVT variation, the variation of input common mode charge and the capacitor mismatch in the pipelined sub-stage circuit in the charge domain pipelined ADCs. Based on the proposed calibration circuit, a 14bit 210MS/s charge domain pipelined ADC is designed and realized in a 1P6M 0.18μm CMOS process. Test results show that the 14bit 210MS/s ADC achieves the signal-to-noise ratio of 71.5dBFS and the spurious free dynamic range of 85.4dB, with 30.1MHz input single tone signal at 210MS/s, while the ADC core consumes the power of 205mW and occupies an area of 3.2mm².

Key words: pipelined analog-to-digital converter, charge-domain, fore-ground calibration, low power, common-mode charge

中图分类号:

TN432

陈珍海, 魏敬和, 于宗光, 苏小波, 薛颜, 张鸿. 高精度电荷域ADC共模电荷误差前台校准电路[J]. 西安电子科技大学学报, 2018, 45(6): 137-143+149.

CHEN Zhenhai, WEI Jinghe, YU Zongguang, SU Xiaobo, XUE Yan, ZHANG Hong. High precision common mode charge error fore-ground calibration circuit for the charge-domain ADC[J]. Journal of Xidian University, 2018, 45(6): 137-143+149.

参考文献［14］

［1］	陈珍海, 于宗光, 李现坤, 等. 用于16bit 100MS/s ADC的高精度参考电压产生电路［J］. 西安电子科技大学学报, 2017, 44(3): 127-132 .<br />
	CHEN Zhenhai, YU Zongguang, LI Xiankun，et al. High Precision Voltage Reference Generator for 16-bit 100MS/s ADC ［J］. Journal of Xidian University, 2017, 44(3): 127-132.<br />
［2］	MANAR E, LI X P, SHIGENOBU K, et al. A 90dB SFDR 14-b 500MS/s BiCMOS Switched-current Pipelined ADC［C］//Proceedings of the 2015 International Solid-State Circuits Conference. Piscataway: IEEE, 2015: 286-287.<br />
［3］	LI W T, LI F L , YANG C Y, et al. An 85mW 14-bit 150MS/s Pipelined ADC with a Merged First and Second MDAC［J］. China Communications, 2015, 12(5): 14-22.<br />
［4］	ALI A M A, DINC H, BHORASKAR P, et al. A 14Bit 1GS/s RF Sampling Pipelined ADC with Background Calibration［J］. IEEE Journal of Solid-State Circuits, 2014, 49(12): 2857-2867.<br />
［5］	ALI A M A, DINC H, BHORASKAR P, et al. A 14-bit 2. 5GS/s and 5GS/s RF Sampling ADC with Background Calibration and Dither［C］//2016 IEEE Symposium on VLSI Circuits, Digest of Technical Papers. Piscataway: IEEE, 2016: 7573537.<br />
［6］	WU J F, CHOU A, LI T W, et al. A 4GS/s 13b Pipelined ADC with Capacitor and Amplifier Sharing in 16nm CMOS［C］//Proceedings of the 2016 IEEE International Solid-State Circuits Conference. Piscataway: IEEE, 2016: 466-467.<br />
［7］	ANTHONY M, KOHLER E, KURTZE J, et. al. A Process-scalable Low-power Charge-domain 13-bit Pipeline ADC［C］//2008 IEEE Symposium on VLSI Circuits, Digest of Technical Papers. Piscataway: IEEE, 2008: 212-213.<br />
［8］	黄嵩人, 陈珍海, 张鸿, 等. 用于电荷域流水线ADC的1. 5位子级电路［J］. 西安电子科技大学学报, 2016, 43(6): 170-175.<br />
	HUANG Songren, CHEN Zhenhai, ZHANG Hong，et al. 1. 5bit Substage Circuit for Charge Domain Pipelined ADCs［J］. Journal of Xidian University, 2016, 43(6): 170-175.<br />
［9］	CHEN Z H, YU Z G, HUANG S R, et al. A PVT Insensitive Boosted Charge Transfer for High Speed Charge-domain Pipelined ADCs［J］. IEICE Electronics Express, 2012, 9(6): 565-571.<br />
［10］	CHEN Z H, HUANG S R, ZHANG H, et. al. A 27-mW 10-bit 125-MSPS Charge-domain Pipelined ADC with PVT Insensitive Boosted Charge Transfer［J］. Journal of Semiconductors, 2013, 34(3): 035009.<br />
［11］	HUANG S R, ZHANG H, CHEN Z H, et. al. A 10-bit 250MSPS Charge-domain Pipelined ADC with Replica Controlled PVT Insensitive BCT Circuit［J］. Journal of Semiconductors, 2015, 36(5): 055012.<br />
［12］	陈珍海, 魏敬和, 苏小波, 等. 低功耗时间交织12位500MS/s电荷域ADC［J］. 西安电子科技大学学报, 2017, 44(6): 119-126.<br />
	CHEN Zhenhai, WEI Jinghe, SU Xiaobo, et al. Low Power Time-interleaved 12bit 500MS/s Charge Domain ADC［J］. Journal of Xidian University, 2017, 44(6): 119-126.<br />
［13］	ZHANG Y W, CHEN C X, YU B, et. al. A 14-bit 200-MS/s Time-interleaved ADC with Sample-time Error Calibration［J］. Journal of Semiconductors, 2012, 33(10): 105010.<br />
［14］	ZHENG X Q, WANG Z J, LI F L, et al. A 14-bit 250MS/s Pipelined ADC with a Merged First and Second MDAC［J］. IEEE Transactions on Circuits and Systems—Ⅰ: Regular Papers, 2016, 63(9): 1381-1392.<br />
	<div>
	<br />
	</div>

[1]	陈迪平, 应韬, 董刚. 一种适用于移动芯片的低功耗低温漂LDO电路[J]. 西安电子科技大学学报, 2018, 45(6): 57-62.
[2]	蔡江铮;黑勇;袁甲;陈黎明. 近阈值非预充静态随机存储器[J]. 西安电子科技大学学报, 2018, 45(1): 106-111.
[3]	陈珍海;魏敬和;苏小波;邹家轩;张鸿;于宗光. 低功耗时间交织12位500MS/s电荷域ADC[J]. 西安电子科技大学学报, 2017, 44(6): 109-115+137.
[4]	李娅妮;孙亚东;王旭. 一种低失调高PSRR的带隙基准电路[J]. 西安电子科技大学学报, 2017, 44(5): 92-96.
[5]	孟凡振;刘宏;汪明亮;林水样;田彤. 用于物联网的带滤波CMOS低功耗欠采样器设计[J]. 西安电子科技大学学报, 2017, 44(3): 108-113.
[6]	陈珍海;于宗光;李现坤;魏敬和;黄嵩人;苏小波. 用于16bit 100MS/s ADC的高精度参考电压产生电路[J]. 西安电子科技大学学报, 2017, 44(3): 127-132+180.
[7]	孟凡振;刘宏;汪明亮;林水样;田彤. 用于物联网通信的低功耗唤醒接收机设计[J]. 西安电子科技大学学报, 2017, 44(2): 95-100.
[8]	黄嵩人;陈珍海;张鸿;李雪;钱宏文;于宗光. 用于电荷域流水线ADC的1.5位子级电路[J]. 西安电子科技大学学报, 2016, 43(6): 170-175.
[9]	唐伟童;汪鹏君;王谦. 一种CNFET的多位三值比较器设计[J]. J4, 2016, 43(1): 139-143+156.
[10]	董嗣万;朱樟明;刘敏杰;杨银堂. 用于8位80MS/s模数转换器的增益数模单元电路[J]. J4, 2016, 43(1): 162-166+172.
[11]	张艺蒙;张玉明;张义门. 传感器网络应用的低功耗实时计数器[J]. J4, 2015, 42(6): 66-69+112.
[12]	杜世民;夏银水;储著飞;杨润萍. 电压岛驱动的多级布图规划优化算法[J]. J4, 2015, 42(6): 184-190.
[13]	臧明相;王勐;周文宏;陈会仓. 改进混合蛙跳优化的片上网络低功耗映射算法[J]. J4, 2015, 42(1): 118-123.
[14]	臧明相;王婷;周文宏. 类电磁优化的片上网络低功耗映射算法[J]. J4, 2014, 41(4): 82-86+93.
[15]	张丽;庄奕琪;赵巍胜;汤华莲. 一种适用于自旋磁随机存储器的低压写入电路[J]. J4, 2014, 41(3): 131-137.

高精度电荷域ADC共模电荷误差前台校准电路

High precision common mode charge error fore-ground calibration circuit for the charge-domain ADC

PDF (PC)

赞

可视化

摘要/Abstract

引用本文

使用本文

参考文献［14］

相关文章 15

Metrics

本文评价

推荐阅读 10

高精度电荷域ADC共模电荷误差前台校准电路

High precision common mode charge error fore-ground calibration circuit for the charge-domain ADC

PDF (PC)

赞

可视化

摘要/Abstract

引用本文

使用本文

参考文献 ［14］

相关文章 15

Metrics

本文评价

推荐阅读 10

参考文献［14］