• 研究论文 • 上一篇    下一篇



  1. (西安电子科技大学 通信工程学院, 陕西 西安 710071)

  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2004-10-20 发布日期:2004-10-20

Parallel architecture in VLSI implementation of the MQ-coder for JPEG2000

CAO Bin;LI Yun-song;LIU Kai;DENG Jia-xian


  1. (School of Telecommunication Engineering, Xidian Univ., Xi'an 710071, China)
  • Received:1900-01-01 Revised:1900-01-01 Online:2004-10-20 Published:2004-10-20

摘要: 提出了一种JPEG2000标准中MQ编码器的硬件设计方法,在采用并行结构的基础上,给出了一种高效的VLSI实现方案.使用的流水线结构使MQ编码器从总体结构上实现几个模块并行执行,用输出并行结构解决了同一时钟产生两个输出的问题,大大提高了输出模块的编码效率.仿真结果表明,该方案不仅能满足JEPG2000实时编码系统的要求,而且具有效率高和占用逻辑资源少的优点.

关键词: 图像处理, MQ编码器, 大规模集成电路, JPEG2000, 图像压缩

Abstract: Hardware implementation of the MQ-coder for JPEG2000 standard is investigated. An efficient method for VLSI implementation described in VDHL is presented on the basis of making full use of parallel architecture. Pipe-line architecture used in this design makes several actions performed in parallel in general structure. Parallel output architecture solves the problem of generating two bytes of compressed data in one clock, and at the same time greatly improves the efficiency of producing output data. The stimulation results testify that this implementation can not only ensure the correctness, but meet the needs of the JPEG2000 coding system both in efficiency and resource occupancy.

Key words: image processing, MQ-coder, VLSI, JPEG2000, image coding


  • TN911.81