[1] Kreutzer K, Malik S. From ASIC to ASIP: the Next Design Discontinuity [C]//IEEE International Conference on Computer Design: VLSI in Computers and Processors. Washington: IEEE, 2002: 84-90.
[2] 刘红侠, 杨靓, 黄巾, 等. 可变长FFT并行旋转因子高效产生算法及实现[J]. 西安电子科技大学学报, 2009, 36(3): 541-546.
Liu Hongxia, Yang Liang, Huang Jin, et al. Effective Algotithm of Parallel Twiddle Factor Generation for Programmable FFT Processing and Its Implemetation [J]. Journal of Xidian University, 2009, 36(3): 541-546.
[3] Jiang R M. An Area-efficient FFT Architecture for OFDM Digital Video Broadcasting [J]. IEEE Trans on Consumer Electronic, 2007, 53(4): 1322-1326.
[4] Shin M, Lee H. A High-speed Four-parallel Radix-24 FFT/IFFT Processor for UWB Applications [C]//IEEE International Symposium on Circuits and Systems. Washington: IEEE, 2008: 960-963.
[5] 王旭东. 固定几何结构的FFT算法及其FPGA实现[C]//2003嵌入式世界研讨暨展示会. 北京: 中国计算机学会, 2003: 274-276.
[6] 姬红兵, 谢维信, 贺伟. 一种基于数字信号处理器的有效FFT实现[J]. 西安电子科技大学学报, 1998, 25(4): 445-449.
Ji Hongbing, Xie Weixin, He Wei. A Effective Implementation of FFT Based on DSP[J]. Journal of Xidian University, 1998, 25(4): 445-449.
[7] Jain M K, Balakrishnan M, Kumar A. ASIP Design Methodologies: Survey and Issues [C]//The 14th International Conference on VLSI Design. Bangalore: IEEE/ACM, 2001: 76-81.
[8] Li Z, Shuangfei L. A Research on an ASIP Processing Element Architecture Suitable for FPGA Implementation [C]//IEEE International Conference on Computer Science and Software Engineering: Vol 3. Wuhan: IEEE, 2008: 441-445.
[9] 刘书明, 苏涛, 罗军辉. TigerSHARC DSP应用系统设计[M]. 西安: 西安电子科技大学出版社, 2003. |