[1]温东新, 杨孝宗, 王玲. 一种VLSI高层次综合低功耗设计方案及实现 [J]. 计算机研究与发展, 2007, 44(7): 1259-1264.
Wen Dongxin, Yang Xiaozong, Wang Ling. A High Level Synthesis Scheme and Realization for Low Power Design in VLSI [J]. Journal of Computer Research and Development, 2007, 44(7): 1259-1264.
[2]Shiue W, Chakrabarti C. Low Power Scheduling with Resources Operating At Multiple Voltages [J]. IEEE Trans on Circuits System, 2000, 47(6): 536-543.
[3]Kumar A, Bayoumi M, Elgamel M. A Methodology for Low Power Scheduling with Resources Operating At Multiple Voltages [J]. The VLSI Journal, 2004, 37(10): 29-62.
[4]王玲, 温东新, 杨孝宗. 时间约束下低功耗的综合方案[J]. 半导体学报, 2005, 26(1): 287-293.
Wang Ling, Wen Dongxin, Yang Xiaozong. Synthesis Scheme for Low Power Designs Under Timing Constraints [J]. Chinese Journal of Semi-Conductors, 2005, 26(1): 287-293.
[5]刘毅, 杨银堂, 王乃迪. 采用相邻耦合动态功耗优化的低功耗布线方法 [J]. 西安电子科技大学学报, 2007, 34(5): 712-715.
Liu Yi, Yang Yintang, Wang Naidi. Low Power Routing Method Based on Reducing Adjacent Signal Coupling Dissipation [J]. Journal of Xidian University, 2007, 34(5): 712-715.
[6]Hermanani H, Saliba R. An Evolutionary Algorithm for the Testable Allocation Problem in High-level Synthesis [J]. J Circuits System Computer, 2005, 14(2): 347-366.
[7]周育人, 李元香. Pareto强度值演化算法求解约束优化问题[J]. 软件学报, 2003, 14(7): 1243-1249.
Zhou Yuren, Li Yuanxiang, Wang Yong, et al. A Pareto Strength Evolutionary Algorithm for Constrained Optimization [J]. Journal of Software, 2003, 14(7): 1243-1249.
[8]Hariyama M, Aoyama T. Genetic Approach to Minimizing Energy Consumption of VLSI Processors Using Multiple Supply Voltages [J]. IEEE Trans on Computers, 2005, 54(6): 642-650. |