A modified algorithm for high speed Reed-Solomon decode and its FPGA implementation
WU Fei(1);WANG Xiao-li(1;2)
J4 . 2006, (6): 995 -999 .