×
模态框(Modal)标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框(Modal)标题
×
Toggle navigation
Home
About Journal
Editorial Board
Instruction
Subscription
Contact Us
中文
ESD power-rail clamp circuit with a 5V power in the 3.3V CMOS process
CHEN Diping;DONG Gang
Journal of Xidian University . 2018, (
5
): 96 -101 . DOI: 10.3969/j.issn.1001-2400.2018.05.016