×
模态框(Modal)标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框(Modal)标题
×
Toggle navigation
Home
About Journal
Editorial Board
Instruction
Subscription
Contact Us
中文
Extreme value analysis of RLC interconnect delay induced by process variations
LI Jian-wei;DONG Gang;YANG Yin-tang;WANG Zeng
J4 . 2009, (
2
): 301 -307 .