[1] Kurosawa N, Kobayashi H, Maruyama K, et al. Explicit Analysis of Channel Mismatch Effects in Time-interleaved ADC Systems[J]. IEEE Trans on Circuits and Systems-I: Fundamental Theory and Applications, 2001, 48(3): 261-271.
[2] Huang S, Levy B C. Blind Calibration of Timing Offsets for Four-Channel Time-Interleaved ADCs[J]. IEEE Trans on Circuits and Systems-I: Regular Papers, 2007, 54(4): 863-876.
[3] Divi V, Wornell G W. Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters[J]. IEEE Journal of Selected Topics in Signal Processing, 2009, 3(3): 509-522.
[4] Zou Y Z, Zhang S L, Lim Y C. Timing Mismatch Compensation in Time-Interleaved ADCs Based on Multichannel Lagrange Polynomial Interpolation[J]. IEEE Trans on Instrumentation and Measurement, 2010, 60(4): 1123-1131.
[5] McNeill J A, Coln M C W, Brown D R, et al. Digital Background-Calibration Algorithm for ‘Split ADC’ Architecture[J]. IEEE Trans on Circuits and Systems-I: Regular Papers, 2009, 56(2): 294-306.
[6] McNeill J A, Coln M, Croughwell R. “Split ADC” Calibration for All-Digital Correction of Time-Interleaved ADC Errors[J]. IEEE Trans on Circuits and Systems-II: Express Briefs, 2009, 56(5): 344-348.
[7] Dyer K C, Fu Daihong, Lewis S H, et al. An Analog Background Calibration Technique for Time-Interleaved Analog-to-Digital Converters[J]. IEEE Journal of Solid-State Circuits, 1998, 33(12):1912-1919.
[8] Jamal S M, Fu D, Chang N J C, et al. A 10-b 120-M Sample/s Time-interleaved Analog-to-digital Converter With Digital Background Calibration[J]. IEEE J Solid-State Circuits, 2002, 37(12): 1618-1627.
[9] Law C H, Hurst P J, Lewis S H. A Four-Channel Time-Interleaved ADC With Digital Calibration of Interchannel Timing and Memory Errors[J]. IEEE J Solid-State Circuits, 2010, 45(10): 2091-2103.
[10] Vitali S, Cimatti G, Rovatti R, et al. Adaptive Time-Interleaved ADC Offset Compensation by Nonwhite Data Chopping[J]. IEEE Trans on Circuits and Systems-II: Express Briefs, 2009, 56(11): 820-824. |