| ［1］ SALA F, SCHOUHAMER IMMINK K A, DOLECEK L. Error Control Schemes for Modern Flash Memories Solutions for Flash Deficiencies［J］. IEEE Consumer Electronics Magazine, 2015, 4(1): 66-73.
［2］ DONG G, XIE N, ZHANG T. On the Use of Soft-decision Error-correction Codes in NAND Flash Memories［J］. IEEE Transactions on Circuits and Systems Ⅰ: Regular Papers, 2011, 58(2): 429-439.
［3］ ZHAO W Z, SUN H B, LV M J, et al. Improving Min-sum LDPC Decoding Throughput by Exploiting Intra-cell Bit Error Characteristic in MLC NAND Flash Memory［C］//Proceedings of the IEEE Symposium on Mass Storage Systems and Technologies. Piscataway: IEEE, 2014: 6855550.
［4］ HU Y P, SONG S, XIAO S, et al. A Dominating Error Region Strategy for Improving the Bit-flipping LDPC Decoder of SSDs［J］. IEEE Transactions on Circuits and Systems Ⅱ: Express Briefs, 2015, 62(6): 578-582.
［5］ ASLAM C A, GUAN Y L, CAI K. Read and Write Voltage Signal Optimization for Multi-Level-Cell(MLC) NAND Flash Memory［J］. IEEE Transactions on Communications, 2016, 64(4): 1613-1623.
［6］ PARK K T, KANG M, KIM D, et al. A Zeroing Cell-to-cell Interference Page Architecture with Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories［J］. IEEE Journal of Solid-State Circuits, 2008, 43(4): 919-927.
［7］ CHANG T C Y, SU Y T. Dynamic Weighted Bit-flipping Decoding Algorithms for LDPC Codes［J］. IEEE Transactions on Communications, 2015, 63(11): 3950-3963. |
