用于快速锁定全数字锁相环的反馈调节算法

doi:10.3969/j.issn.1001-2400.2018.03.017

Abstract

Abstract:

An adaptable feedback tuning algorithm based on the analyses of various phase detection mechanisms and filter architectures is presented to shorten the locking time of all-digital phase-locked loops (ADPLLs). The algorithm divides the entire locking processes into coarse tuning, first fine tuning and second fine tuning processes corresponding to control codes of coarse, first and second fine stages in the digitally controlled oscillator (DCO). An appropriate filter architecture is chosen in each process while adaptive factors are tunable according to the value of the frequency error. A portable fast-locking fractional-N ADPLL based on the proposed algorithm is fabricated by 180nm CMOS technology. Measurement shows that the average locking time is only 6.4μs, that is, 128 reference cycles with a 20MHz clock. The locking time is reduced by the algorithm effectively.

Key words: frequency modulation, phase locked loop, all digital, fast locking, feedback tuning algorithm

XIE Linlin;WANG Yang;QIAO Shushan;HEI Yong. Feedback tuning algorithm for fast-locking all-digital phase-locked loops[J].Journal of Xidian University, 2018, 45(3): 91-96.

References

［1］屈八一, 宋焕生, 周渭, 等. 一种新型不同频直接鉴相的锁相环［J］. 西安电子科技大学学报, 2014, 41(2): 172-177.
QU Bayi, SONG Huansheng, ZHOU Wei, et al. Novel Phase-locked Loop with Direct Phase Detection for Two Frequency different signals［J］. Journal of Xidian University, 2014, 41(2): 172-177.
［2］梁亮, 朱樟明, 杨银堂. 应用于低压锁相环的高性能可编程电荷泵［J］. 西安电子科技大学学报, 2016, 43(2): 186-192.
LIANG Liang, ZHU Zhangming, YANG Yintang. High-performance Programmable Charge Pump for Low Voltage PLLs［J］. Journal of Xidian University, 2016, 43(2): 186-192.
［3］ ALI E, HANGMANN C, HEDAYAT C, et al. Event Driven Modeling and Characterization of the Second Order Voltage Switched Charge Pump PLL［J］. IEEE Transactions on Circuits and Systems I: Regular Papers, 2016, 63(3): 347-358.
［4］ CHOI K H, SHIN J B, SIM J Y, et al. An Interpolating Digitally Controlled Oscillator for a Wide-range All-digital PLL［J］. IEEE Transactions on Circuits and Systems I: Regular Papers, 2009, 56(9): 2055-2063.
［5］ KHALIL W, SHASHIDHARAN S, COPANI T, et al. A 700μA 405MHz All-digital Fractional-N Frequency-locked Loop for ISM Band Applications［J］. IEEE Transactions on Microwave Theory and Techniques, 2011, 59(5): 1319-1326.
［6］ HONG J P. A 0. 012mm² and 2. 5mW Bang-bang Digital PLL Using Pseudo Random Number Generator［J］. Analog Integrated Circuits and Signal Processing, 2016, 86(1): 39-50.
［7］ BA A, LIU Y H, VAN DEN HEUVEL J, et al. A 1. 3nJ/b IEEE 802. 11ah Fully-digital Polar Transmitter for IoT Applications［J］. IEEE Journal of Solid-State Circuits, 2016, 51(12): 3103-3113.
［8］ HUNG C C, CHEN I F, LIU S I. A 1. 25GHz Fast-locked All-digital Phase-locked Loop with Supply Noise Suppression［C］//Proceedings of the 2010 International Symposium on VLSI Design, Automation and Test. Piscataway: IEEE, 2010: 237-240.
［9］ SHENG D, CHUNG C C, LAN J C, et al. Monotonic and Low-power Digitally Controlled Oscillator with Portability for SoC Applications［J］. Electronics Letters, 2012, 48(6): 321-323.
［10］ STASZEWSKI R B, BALSARA P T. All-digital Frequency Synthesizer in Deep-submicron CMOS［M］. Hoboken: John Wiley & Sons, 2006: 109.

[1]	CAI Zihao,MU Liwei,ZHAN Li,LIU Qiang. Research on the reliability of LDPC convolutional codes in the underwater acoustic communication system [J]. Journal of Xidian University, 2020, 47(6): 84-90.
[2]	JING Fulong,ZHANG Chunjie,SI Weijian,WANG Yu,JIAO Shuhong. Effective method for analysis of LFM signals in the CFCR domain [J]. Journal of Xidian University, 2019, 46(3): 102-108.
[3]	QU Bayi,CHENG Teng,YU Dongsong,LI Zhiqi,ZHOU Wei,LI Shanshan,LIU Lidong. Design scheme for an all-digital phase locked loop with a high performance [J]. Journal of Xidian University, 2019, 46(1): 112-116.
[4]	SU Xiaofan,XIAO Rui,ZHU Mingzhe. Method for IF estimation of multicomponent FM signals [J]. Journal of Xidian University, 2019, 46(1): 51-56.
[5]	LI Shengyuan;ZHANG Xintian;TANG Shiyang. MIMO radar waveform design via OFDM-LFM for a high speed target [J]. Journal of Xidian University, 2018, 45(3): 7-12.
[6]	JIA Zhaomin;LI Zhiqi;YANG Xuhai;SUN Baoqi;MIAO Miao;DONG Shaofeng. Frequency signal control based on the characteristic of the phase difference group [J]. Journal of Xidian University, 2017, 44(5): 109-113.
[7]	QU Bayi;SONG Huansheng;ZHOU Wei;LI Shanshan;MENG Qiang. Novel phase-locked loop with direct phase detection for two frequency different signals [J]. J4, 2014, 41(2): 172-177.
[8]	GUO Junjie;WANG Xinghua;WANG Xing;SI Jianhua;ZHANG Wenxia. New smart noise jamming of radar signal frequency modulation [J]. J4, 2013, 40(4): 155-160.
[9]	ZHANG Shuyin;GUO Ying;QI Zisen;HUO Wenjun. Propagator method for multiple-parameter estimation of LFM signal for conformal array antenna [J]. J4, 2013, 40(4): 181-187.
[10]	LIU Gaogao;ZHANG Linrang;LIU Nan;LIU Xin;ZHANG Bo;CHEN Guangfeng. SAR imaging algorithm for hypersonic vehicles [J]. J4, 2012, 39(5): 72-78.
[11]	DENG Jun. Structure of the low-power interpolation filter and its VLSI implementation for all-digital receiver [J]. J4, 2010, 37(2): 320-325.
[12]	ZHU Yan;CUI Yan-peng;ZHAO Guo-qing. Sinusoidal weighted frequency modulation jamming technique against moving target detection radar [J]. J4, 2010, 37(2): 273-278.
[13]	MU Xue-lu;CHEN Jian-chun;ZHANG Hong-kuan. ARM detection technique based on the Wigner-Hough transform [J]. J4, 2005, 32(4): 616-618.

Feedback tuning algorithm for fast-locking all-digital phase-locked loops

PDF (PC)

Like

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 13

Metrics

Comments

Recommended 10