J4 ›› 2011, Vol. 38 ›› Issue (3): 76-82.doi: 10.3969/j.issn.1001-2400.2011.03.013

• Original Articles • Previous Articles     Next Articles

Co-processor implementation for fast face detection  in a system-on-chip

JIAO Jiye1;MU Rong2;HAO Yue1   

  1. (1. Ministry of Education Key Lab. of Wide Band-Gap Semiconductor Materials and Devices, Xidian Univ., Xi'an   710071, China|
    2. Network Center, Xi'an Univ. of Science and Technology, Xi'an   710054, China)
  • Received:2010-08-30 Online:2011-06-20 Published:2011-07-14
  • Contact: JIAO Jiye E-mail:jiaojy@gmail.com

Abstract:

An improved co-processor architecture suitable for hardware parallel implementation is proposed to perform the feature classification based on the Adaboost algorithm. The co-processor consists of image quick access module, module for calculating the Haar features, DMA data transfer module, and interface to the co-processor module. Modules use the pipeline and FIFO buffer to process data to accelerate the iterative process of face detection. The co-processor only increases a small area in face detection SoC, but significantly improves the speed of face detection. In addition, we implement the proposed SoC on a CYCLONE-Ⅱ EP2C70 FPGA to show that object detection can be achieved at 10 frames per second at the system operating frequency of 70MHz on color QVGA camera video.

Key words: face detection, Adaboost algorithm, features classifiers, co-processor

CLC Number: 

  • TP391