[1] Deng J, Li T, Jiang L, et al. Design and Optimization for Multiprocessor Interactive GPU[J]. The Journal of China Universities of Posts and Telecommunications, 2014, 21(3): 85-97.
[2] Shreiner D, Sellers G, Kessenich J M, et al. OpenGL Programming Guide: the Official Guide to Learning OpenGL, Version 43[M]. Boston: Addison-Wesley Professional, 2013.
[3] Tong T C, Chang Y N. Efficient Vector Graphics Rasterization Accelerator Using Optimized Scan-line Buffer[J]. IEEE Transactions on Very Large Scale Integration Systems, 2013, 21(7): 1246-1259.
[4] 许社教. 三维图形系统中两种坐标系之间的坐标变换[J]. 西安电子科技大学学报, 1996, 23(3): 429-432.
Xu Shejiao. The Coordinate Transformation between the Two Coordinate Systems of 3D Graphic Systems[J]. Journal of Xidian University, 1996, 23(3): 429-432.
[5] Deng J R, Chang L B, Huang G X, et al. The Design and Prototype Implementation of a Pipelined Heterogeneous Multi-core GPU[C]//High Performance Computing. Berlin: Springer, 2013: 66-74.
[6] Amira A, Bensaali F. An FPGA Based Parameterizable Systems for Matrix Product Implementation[C]//IEEE Workshop on Signal Processing Systems. Piscataway: IEEE, 2002:75-79.
[7] 李平, 韩俊刚, 李自迪, 等. 区域填充扫描线算法的硬件设计与实现[J]. 微计算机信息, 2011, 27(6): 124-125.
Li Ping, Han Jungang, Li Zidi, et al. The Hardware Design and Implementation of Area Filling Scanline Algorithm[J]. Microcomputer Information, 2011, 27(6): 124-125.
[8] Lavelle M G, Pan H, Ramirez A S. Vertex Assembly Buffer AND Primitive Launch Buffer: U.S. Patent 6, 816, 161[P]. 2004-11-9.
[9] Shen X B. Evolution of MPP SoC Architecture Techniques[J]. Science in China Series F: Information Sciences, 2008, 51(6): 756-764.
[10] Phong B T. Illumination for Computer Generated Pictures[J]. Communications of the ACM, 1975, 18(6): 311-317.
[11] Sellers G, Wright R S, Haemel N. OpenGL Superbible: Comprehensive Tutorial and Reference[M]. Boston: Addison-Wesley, 2013.
[12] Guo F, Wan W G, Zhang X M, et al. Design of Test Platform for 3D Graphics Pipeline Based on Micro Blaze [C]//International Conference on Audio, Language and Image Processing. Washington: IEEE Computer Society, 2012: 392-396. |