[1] Lee W P, Liu H Y, Chang Y W. Voltage-Island Partitioning and Floorplanning under Timing Constraints [J]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2009, 28(5): 690-702.
[2] Chu Z F, Xia Y S, Wang L Y, et al. Efficient Nonrectangular Shaped Voltage Island Aware Floorplanning with Nonrandomized Searching Engine [J]. Microelectronics Journal, 2014, 45(4): 382-393.
[3] 孙强, 孙兴奇, 马光胜. 一种高层次多电压功耗优化方法[J]. 西安电子科技大学学报, 2009, 36(5): 933-939.
Sun Qiang, Sun Xingqi, Ma Guangsheng. High-level Power Optimization Method for Multiple Supply Voltage Using the Multi-objective Genetic Algorithm [J]. Journal of Xidian University, 2009, 36(5): 933-939.
[4] Ma Q, Young E F Y. Multivoltage Floorplan Design [J]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2010, 29(4): 607-617.
[5] Lin J M, Hung Z X. SKB-Tree: a Fixed-outline Driven Representation for Modern Floorplanning Problems [J]. IEEE Transactions on Very Large Scale Integration Systems, 2012, 20(3): 473-484.
[6] Meng Z, Chen S, Huang L. Irregularly Shaped Voltage Islands Generation with Hazard and Heal Strategy[C]//Proceedings of the International Symposium on Quality Electronic Design. Piscataway: IEEE, 2015: 310-315.
[7] Lin J M, Wu J H. F-FM: Fixed-outline Floorplanning Methodology for Mixed-size Modules Considering Voltage-island Constraint[J]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2014, 33(11): 1681-1692.
[8] Mak W K, Jr Chen W. Voltage Island Generation under Performance Requirement for Soc Designs [C]//Proceedings of the Asia and South Pacific Design Automation Conference. Piscataway: IEEE Computer Society, 2007: 798-803.
[9] 杜世民, 夏银水, 戚利侠. 基于遗传算法的电压岛感知的多电压分配[J]. 浙江大学学报(理学版), 2013, 40(1): 56-61, 66.
Du Shimin, Xia Yinshui, Qi Lixia. Voltage Island-aware Multiple Voltage Assignment Based on Genetic Algorithm [J]. Journal of Zhejiang University (Science Edition), 2013, 40(1): 56-61, 66.
[10] Wang K, Dong S Q. Post-floorplanning Power Optimization for MSV-driven Application Specific NoC Design [C]//Proceedings of the IEEE International Symposium on Circuits and Systems. Piscataway: IEEE, 2014: 994-997.
[11] Chen T C, Chang Y W. Modern Floorplanning Based on B*-tree and Fast Simulated Annealing [J]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2006, 25(4): 637-650.
[12] 杜世民, 夏银水, 储著飞, 等. 面向软模块的稳定固定边框布图规划算法[J]. 电子与信息学报, 2014, 36(5): 1258-1265.
Du Shimin, Xia Yinshui, Chu Zhufei, et al. A Stable Fixed-outline Floorplanning Algorithm for Soft Module [J]. Journal of Electronics & Information Technology, 2014, 36(5): 1258-1265.
[13] Senguptaa D, Veneris A, Wilton S, et al. Multi-objective Voltage Island Floorplanning Using Sequence Pair Representation[J]. Sustainable Computing: Informatics and Systems, 2012(2): 58-72.
[14] Yan J Z, Chu C. Defer: Deferred Decision Making Enabled Fixed-outline Floorplanning Algorithm [J]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2010, 29(3): 367-381.
[15] Gurobi Optimization. Gurobi562[CP/OL]. [2014-12-22]. http://www.edgestone-it.com/gurobi.htm, 2013. |