[1] 邵婷婷, 白宗文, 周美丽. 基于离散小波变换的信号分解与重构[J]. 计算机技术与发展, 2014, 24(11): 159-161.
SHAO Tingting, BAI Zongwen, ZHOU Meili. Decomposition and Reconstruction of Signal Based on DWT[J]. Computer Technology and Development, 2014, 24(11): 159-161.
[2] DARJI A, AGRAWAL S, OZA A, et al. Dual-scan Parallel Flipping Architecture for a Lifting-based 2-D Discrete Wavelet Transform[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2014, 61(6): 433-437.
[3] HU Y S, JONG C C. A Memory-efficient Scalable Architecture for Lifting-based Discrete Wavelet Transform[J]. IEEE Transactions on Circuits and Systems Ⅱ: Express Briefs, 2013, 60(8): 502-506.
[4] MOHANTY B K, MAHAJAN A, MEHER P K. Area- and Power-efficient Architecture for High-throughput Implementation of Lifting 2-D DWT[J]. IEEE Transactions on Circuits and Systems Ⅱ: Express Briefs, 2012, 59(7): 434-438.
[5] HSIA C H, CHIANG J S, GUO J M. Memory-efficient Hardware Architecture of 2-D Dual-mode Lifting-based Discrete Wavelet Transform[J]. IEEE Transactions on Circuits and Systems for Video Technology, 2013, 23(4): 671-683.
[6] 董明岩, 雷杰, 王柯俨, 等. 高效低存储DWT的VLSI结构设计[J]. 西安电子科技大学学报, 2016, 43(2): 35-40.
DONG Mingyan, LEI Jie, WANG Keyan, et al. Highly Efficient VLSI Architecture for DWT with Low-storage Implementation[J]. Journal of Xidian University, 2016, 43(2): 35-40.
[7] ZHANG W, JIANG Z, GAO Z Y, et al. An Efficient VLSI Architecture for Lifting-based Discrete Wavelet Transform[J]. IEEE Transactions on Circuits and Systems Ⅱ: Express Briefs, 2012, 59(3): 158-162.
[8] 王敏, 徐祖强, 邱陈辉. 基于Booth/CSD混合编码的模2n+1乘法器的设计[J]. 电子器件, 2014, 37(2): 373-377.
WANG Min, XU Zuqiang, QIU Chenhui. The Design of Module 2n+1 Multiplier Based on Booth/CSD Hybrid Encoding[J]. Chinese Journal of Electron Devices, 2014, 37(2): 373-377.
[9] MOHANTY B K, MEHER P K. Memory Efficient Modular VLSI Architecture for Highthroughput and Low-latency Implementation of Multilevel Lifting 2-D DWT[J]. IEEE Transactions on Signal processing, 2011, 59(5): 2072-2084. |