| ［1］Shin M, Lee H. A High-speed Four-parallel Radix-24 FFT/IFFT Processor for UWB Applications ［C］//IEEE International Symposium on Circuits and Systems, ISCAS 2008. Washington: IEEE, 2008: 960-963.
［2］Lee H, Shin M. A High-Speed Low-Complexity Two-Parallel Radix-24 FFT/IFFT Processor for UWB Applications［C］//IEEE Asian Solid-State Circuits Conference, ASSCC'07. Korea: IEEE, 2007: 284-287.
［3］Han Wei, Erdogan A T, Arslan T. The Development of High Performance FFT IP Cores Through Hybrid Low Power Algorithmic Methodology［C］//Proceedings of Asia and South Pacific Design Automation Conference, ASP-DAC 2005: Volume 1. ShangHai: IEEE, 2005: 549-552.
［4］谢应科, 付博. 数据全并行FFT处理器的设计［J］. 计算机研究与发展, 2004, 41(6): 1022-1029.
Xie Yingke, Fu Bo. Design and Implementation of High Throughput FFT Processor ［J］. Journal of Computer Research and Development, 2004, 41(6): 1022-1029.
［5］Jo B G, Sunwoo M H. New Continuous-flow Mixed-radix (CFMR) FFT Processor Using Novel In-place Strategy ［J］. IEEE Trans on Circuits and Systems, 2005, 52(5): 911-919.
［6］Li Xiaojin, Lai Zongsheng. A Low Power and Small Area FFT Processor for OFDM Demodulator ［J］. IEEE Trans on Consumer Electronics, 2007, 53(2): 274-277.
［7］万红星, 陈禾, 韩月秋. 并行数据FFT/IFFT处理器的设计［J］. 北京理工大学学报, 2006, 26(4): 338-341.
Wan Hongxing, Chen He, Han Qiuyue. Parallel Architecture FFT/IFFT Processor ［J］. Trans of Beijing Institute of Technology, 2006, 26(4): 338-341.
［8］唐江, 刘桥. 基于FPGA 的基-4 FFT 算法的硬件实现［J］. 重庆工学院学报(自然科学版), 2007, 21(3): 82-84.
Tang Jiang, Liu Qiao. Hardware Implementation of Radix 4 FFT Algorithm Based on FPGA ［J］. Journal of Chongqing Institute of Technology(Natural Science Edition), 2007, 21(3): 82-84.
［9］Jiang R M. An Area-Efficient FFT Architecture for OFDM Digital Video Broadcasting ［J］. IEEE Trans on Consumer Electronics, 2007, 53(4): 1322-1326.
［10］Garrido M, Grajal J. Efficient Memoryless Cordic for FFT Computation ［C］//IEEE International Conference on Speech, Signal Processing and Acoustics, ICASSP 2007: Volume 2. Honolulu: IEEE, 2007: 113-116. |
