[1]Iyengar V, Chakrabarty K, Murray B T. Deterministic Built-in Pattern Generation for Sequential Circuits [J]. Journal of Electronic Testing: Theory and Applications, 1999, 15(1-2): 97-115.
[2]Chandra A, Chakrabarty K. Test Data Compression for System-on-a-chip Using Golomb Codes [C]//Proceedings of IEEE VLSI Test Symposium. Montreal: IEEE, 2000: 113-120.
[3]Jas A, Touba N A. Test Vector Decompression Via Cyclical Scan Chains and Its Application to Testing Core-based Design [C]//Proceedings of IEEE International Test Conference. Washington: IEEE, 1998: 458-464.
[4]彭喜元, 俞洋. 基于变游程编码地测试数据压缩算法[J]. 电子学报, 2007, 35(2): 197-201.
Peng Xiyuan, Yu Yang. A Test Set Compression Algorithm Based on Variable-run-length Code [J]. Acta Electronica Sinica, 2007, 35(2): 197-201.
[5]方建平, 郝跃. 一种有效的片上系统测试数据压缩算法[J]. 西安电子科技大学学报, 2006, 33(1): 1-5.
Fang Jianping, Hao Yue. Study of an Efficient SOC Test Vector Compression Scheme [J]. Journal of Xidian University, 2006, 33(1): 1-5.
[6]Hellebrand S, Rajski J, Tarnick S. Built-In Test for Circuits with Scan Based on Reseeding of Multiple-polynomial Linear Feedback Shift Registers [J]. IEEE Trans on Computers, 1995, 44(2): 1076-1088.
[7]Kim H S, Kim Y, Kang S. Test-decompression Mechanism Using a Variable-length Multiple-polynomial LFSR [J]. IEEE Trans on Very Large Scale Integration Systems, 2003, 11(4): 687-690.
[8]Kim H S, Kang S. Increasing Encoding Efficiency of LFSR Reseeding-based Test Compression [J]. IEEE Trans on Computer-aided Design of Integrated Circuits and Systems, 2006, 25(5): 913-917.
[9]Krishna C V, Touba Nur A. 3-Stage Variable Length Continuous-flow Scan Vector Decompression Scheme [C]//Proceedings of IEEE VLSI Test Symposium. Napa Valley: IEEE, 2004: 79 - 86.
[10]Zhou B, Ye Y Z, Wang Y S. Simultaneous Reduction in Test Data Volume and Test Time for TRC-reseeding [C]//Proceedings of ACM Great Lakes Symposium on VLSI. Stresa-Lago Maggiore: ACM, 2007: 49-54.
[11]Hartmann J, Kemnitz G. How to Do Weighted Random Testing for BIST [C]//Proceedings of International Conference on Computer-aided Design. Santa Clara: ACM, 1993: 568-571.
[12]梁华国, 蒋翠云. 使用双重种子压缩的混合模式自测试[J]. 计算机研究与发展, 2004, 41(1): 214-220.
Liang Huaguo, Jiang Cuiyun. Mixed Mode BIST Using Bi-seed Compression [J]. Journal of Computer Research and Development, 2004, 41(1): 214-220.
[13]Kalligeros E, Kaseridis D, Kavousianos X, et al. Reseeding-based Test Set Embedding with Reduced Test Sequences [C]//Proceedings of IEEE International Symposium on Quality Electronic Design. San Jose: IEEE, 2005: 226-231. |