J4 ›› 2010, Vol. 37 ›› Issue (2): 315-319.doi: 10.3969/j.issn.1001-2400.2010.02.024

• Original Articles • Previous Articles     Next Articles

Decimation filter design for 14-bit 1.28MS/s sigma-delta ADC

YANG Yin-tang;LI Di;SHI Li-chun   

  1. (School of Microelectronic, Xidian Univ., Xi'an  710071, China)
  • Received:2009-06-17 Online:2010-04-20 Published:2010-06-03
  • Contact: YANG Yin-tang E-mail:ytyang@xidian.edu.cn

Abstract:

A decimation filter for a 4th-order single-bit single-loop oversampling sigma-delta modulator is designed. Consisting of multi stages, the decimation filter is used to filter the noise in the output signal of the modulator and has a decimation factor of 64. It has a small circuit area and low power dissipation. The filter has been fabricated by the TSMC 0.18μm CMOS process and operates at a voltage of 1.8V. Experimental results show that the output signal of the decimation filter has an SNDR (Signal-to-Noise-and-Distortion-Ratio) of 93.9dB which meets the requirement of the system design. The presented filter has a -6dB pass-band of 640kHz, a power dissipation of 33mW and occupies a die area of about 0.4mm×1.7mm.

Key words: sigma-delta modulator, ADC, decimation filter, FIR filter, CIC filter